FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-30-2003, 11:27 AM
Pratip Mukherjee
Guest
 
Posts: n/a
Default PicoBlaze for Altera (ACEX1K)?

Hi,
I am looking for PicoBlaze (or similar) processor implementation for Altera
ACEX1K FPGA.
Thanks in advance.

Pratip Mukherjee
Reply With Quote
  #2 (permalink)  
Old 10-30-2003, 02:49 PM
Martin Thompson
Guest
 
Posts: n/a
Default Re: PicoBlaze for Altera (ACEX1K)?

Pratip Mukherjee <[email protected]> writes:

> Hi,
> I am looking for PicoBlaze (or similar) processor implementation for Altera
> ACEX1K FPGA.


Erm, Picoblaze itself sounds unlikely - Picoblaze was very carefully
targetted to the Xilinx architecture. I'm sure something similar
could be done for Altera, but I don't know of one - sorry.

Martin

--
[email protected]
TRW Conekt, Solihull, UK
http://www.trw.com/conekt
Reply With Quote
  #3 (permalink)  
Old 10-30-2003, 03:26 PM
Petter Gustad
Guest
 
Posts: n/a
Default Re: PicoBlaze for Altera (ACEX1K)?

Pratip Mukherjee <[email protected]> writes:

> I am looking for PicoBlaze (or similar) processor implementation for Altera
> ACEX1K FPGA.


The NIOS (16-bit < 1000 logic elements) should fit into the larger
members of the ACEX1K family. Check out:

http://www.altera.com/products/devic...-overview.html

Petter
--
A: Because it messes up the order in which people normally read text.
Q: Why is top-posting such a bad thing?
A: Top-posting.
Q: What is the most annoying thing on usenet and in e-mail?
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Altera ACEX1K configuration and initialisation Manfred Balik FPGA 3 10-28-2003 04:05 AM


All times are GMT +1. The time now is 11:08 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved