FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-27-2006, 08:07 PM
savs
Guest
 
Posts: n/a
Default Peripheral connected to multiple OPB buses

Hi,
I was wondering if it is possible to design a peripheral (for
Microblaze) in EDK 7.1 which is connected to more than one OPB bus.
If yes, how can this be done ?

Thanx in advance ....

SAVS.

Reply With Quote
  #2 (permalink)  
Old 05-27-2006, 11:10 PM
Antti
Guest
 
Posts: n/a
Default Re: Peripheral connected to multiple OPB buses

you should be able to design a edk ip core with 2 opb slave ports, this
should be connecatable to 2 different opb busses
but then all the arbitration is to be done in your ip core.

antti

Reply With Quote
  #3 (permalink)  
Old 05-28-2006, 10:33 AM
savs
Guest
 
Posts: n/a
Default Re: Peripheral connected to multiple OPB buses

Hi,
I am new to EDK, so kindly bear with me. How do I design such a edk ip
core ? I mean if I use the 'Add/Import Peripheral Wizard' then there is
no option to make the peripheral a slave on two OPB buses....what I
plan to design is a shared memory system with two microblaze
cores....for that i need a controller which is connected to the OPB
buses of the processors and also to the external memory via an OPB bus.

Thanx again....
SAVS

Reply With Quote
  #4 (permalink)  
Old 05-28-2006, 07:18 PM
Guest
 
Posts: n/a
Default Re: Peripheral connected to multiple OPB buses

Hi,
When you create the core with EDK, the IP core is a slave by
default. Make sure you also connect it to the OPB Bus after you create
the core.

Thanks,
Parag

Reply With Quote
  #5 (permalink)  
Old 05-29-2006, 06:55 AM
Zara
Guest
 
Posts: n/a
Default Re: Peripheral connected to multiple OPB buses

On 27 May 2006 11:07:09 -0700, "savs" <[email protected]> wrote:

>Hi,
>I was wondering if it is possible to design a peripheral (for
>Microblaze) in EDK 7.1 which is connected to more than one OPB bus.
>If yes, how can this be done ?
>


Never tried it, but I think you should create both OPB buses with
differente preffixes (i.e. OPB1 and OPB2) and then add two lines to
MPD file:

BUS_INTERFACE BUS = SOPB1, BUS_STD = OPB, BUS_TYPE = SLAVE
BUS_INTERFACE BUS = SOPB2, BUS_STD = OPB, BUS_TYPE = SLAVE

But I never tried it!

Zara
Reply With Quote
  #6 (permalink)  
Old 05-29-2006, 12:55 PM
Guru
Guest
 
Posts: n/a
Default Re: Peripheral connected to multiple OPB buses

Hi SAVS,

Why do you actually need two busses? That is pretty difficult task for
a beginner. For a start find out how to add a second bus to your
design. Then I suggest you build a peripheral that connects to a single
OPB bus (without the Create/Import peripheral wizard). Then serach for
a way to connect to bus no 2.

Reply With Quote
  #7 (permalink)  
Old 05-29-2006, 06:56 PM
savs
Guest
 
Posts: n/a
Default Re: Peripheral connected to multiple OPB buses

Thanx Zara ..... this thing worked !! the peripheral is now connected
to two opb buses now.... though along with the mpd file corresponding
ports for the 2nd bus have to be added in the vhdl modules too ......

Reply With Quote
  #8 (permalink)  
Old 05-30-2006, 09:13 AM
Zara
Guest
 
Posts: n/a
Default Re: Peripheral connected to multiple OPB buses

On 29 May 2006 09:56:32 -0700, "savs" <[email protected]> wrote:

>Thanx Zara ..... this thing worked !! the peripheral is now connected
>to two opb buses now.... though along with the mpd file corresponding
>ports for the 2nd bus have to be added in the vhdl modules too ......


Ah, yes! Of course!

I should rememeber to make answers less succint, more detailed.
Sometimes I feel I express like Tarzan ;-)

I'll try to improve my communication abilities.

Best regards,

zara
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Arrays of buses Mark Brehob Verilog 4 02-23-2007 03:48 PM
System with multiple buses Marco T. FPGA 0 02-23-2006 03:23 PM
How to Connect User-Defined Master Peripheral to SDRAM Slave Peripheral in SOPC Builder Pino FPGA 0 06-27-2004 12:44 AM
VHDL: Different direction buses arkaitz FPGA 3 12-09-2003 11:16 AM


All times are GMT +1. The time now is 08:30 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved