FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-27-2003, 09:12 AM
Muthu
Guest
 
Posts: n/a
Default PCI Clock Issue

Hi,

I have Implemented PCI Core in xilinx FPGA. The clock input to the
core is coming from the the mother board. And Should i include the DCM
for the clock input before giving it to the internal design. Won't it
affect the specification.

Becasue DCM may introduce some shift in the Clock. And PCI is not
source synchrnous. It is operating under common clock.

Correct me if i am wrong.

Thanks and Regards,
Muthu S
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
variable clock frequency generation issue SB Verilog 6 07-26-2007 08:40 PM
Simulation issue [email protected] Verilog 12 07-25-2007 07:02 PM
issue rik Verilog 3 09-15-2006 06:21 AM


All times are GMT +1. The time now is 03:44 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved