FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-24-2003, 09:18 AM
Nitin
Guest
 
Posts: n/a
Default Pass transistor logic and multi-valued logic in a FPGA

Hi everyone,

Thanks a lot for showing interest in what I am doing. And I am
really sorry for replying so late. Actually we are trying to implement
a bypass bi-directional MOSFET transistor in a FPGA for bus purposes,
which does not need a signal that controls the direction of signal
flow, and acts like a switch. The transistor connects it's 2 terminals
(Source and Drain) when enabled and allows signal flow in either
direction depending on the strong value on a terminal. And tri-states
it when disabled. Do you have any information in this regard.
Actually as a part of my on-going research, I am faced with a new
problem of implementing multi-valued logic in a FPGA which actually is
an intricate part of the above issue of implementation of a MOSFET in
a FPGA. Does anyone have information in this regard? Any types of
comments or information is welcome. Does Xilinx provide such a
facility?

I am really thankful to Mr Rick, Mr. Mike and Mr. Jim for showing
interest in this topic

Thanks for all the help. I am looking forward for more mails on this
issue.

Thanks

Nitin
Reply With Quote
  #2 (permalink)  
Old 10-24-2003, 01:22 PM
Nial Stewart
Guest
 
Posts: n/a
Default Re: Pass transistor logic and multi-valued logic in a FPGA


Nitin <[email protected]> wrote in message
news:[email protected] om...
> Hi everyone,
>
> Thanks a lot for showing interest in what I am doing. And I am
> really sorry for replying so late. Actually we are trying to implement
> a bypass bi-directional MOSFET transistor in a FPGA for bus purposes,
> which does not need a signal that controls the direction of signal
> flow, and acts like a switch. The transistor connects it's 2 terminals
> (Source and Drain) when enabled and allows signal flow in either
> direction depending on the strong value on a terminal. And tri-states
> it when disabled. Do you have any information in this regard.



This sounds like IDT's quickswitch functionality.

Have a look at...

http://www.idt.com/products/pages/Bu...93_Dev412.html

....for more details.


Nial Stewart

------------------------------------------------
Nial Stewart Developments Ltd
FPGA and High Speed Digital Design
www.nialstewartdevelopments.co.uk


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Pass transistor logic in a FPGA Nitin FPGA 3 10-14-2003 10:50 PM
C++ Template Classes of Multi-Value Logic Qunwei Chen Verilog 6 08-22-2003 04:50 PM


All times are GMT +1. The time now is 04:37 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved