FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-24-2007, 06:56 PM
Guest
 
Posts: n/a
Default Paper about selecting fixed point bit widths?

Hello all,

Can anyone point me to a good general purpose paper about selecting
appropriate bit-widths for a fixed point implementation of a signal
processing algorithm? I've looked around and haven't found anything
that describes a general methodology to use. I have implemented a
design and it isn't performing as well as I would like. I suspect it
has to do with some poor selection of bit slicing when it comes to
multipiers and accumulators.

Thanks for your help!

Reply With Quote
  #2 (permalink)  
Old 10-24-2007, 09:12 PM
Duane Clark
Guest
 
Posts: n/a
Default Re: Paper about selecting fixed point bit widths?

[email protected] wrote:
> Hello all,
>
> Can anyone point me to a good general purpose paper about selecting
> appropriate bit-widths for a fixed point implementation of a signal
> processing algorithm? I've looked around and haven't found anything
> that describes a general methodology to use. I have implemented a
> design and it isn't performing as well as I would like. I suspect it
> has to do with some poor selection of bit slicing when it comes to
> multipiers and accumulators.


I don't know any papers. Personally, I do an implementation of an
algorithm in Matlab, first with floating point numbers, and then with
integers. I can then make quick changes and graph the two
implementations to compare the results. That allows me to determine how
many bits I need for various portions of the algorithm to get acceptable
results.

By the way, I tried the Matlab fixed point package, but found that the
performance was too poor to use on processing even a modest sized data
set, so I stick with using ordinary integers. Typically I stick a
comment at the end of most lines indicating the scaling of that
particular parameter.
Reply With Quote
  #3 (permalink)  
Old 10-25-2007, 11:44 AM
Florian Stock
Guest
 
Posts: n/a
Default Re: Paper about selecting fixed point bit widths?


[email protected] writes:

> Can anyone point me to a good general purpose paper about selecting
> appropriate bit-widths for a fixed point implementation of a signal
> processing algorithm? I've looked around and haven't found anything
> that describes a general methodology to use.


Here is also some Matlab based toolbox, I used
http://users.ece.utexas.edu/~bevans/...ter/index.html
.. Not very usefull for me, because it didnt convert automaticly / and
sqrt, and so I also started manual transformation.

From Washington came the Precise Framework, look for it here:
http://fsweb.olin.edu/%7Emchang/publ...ssertation.pdf

And if I remember right, there was a chapter about word length
optimization in a book from some of
the Lononder Imperial College (...some google-seconds later...):
George Constantinides, Peter Cheung und Wayne Luk
"Synthesis and Optimization of DSP Algorithms"

Florian
Reply With Quote
  #4 (permalink)  
Old 10-25-2007, 08:48 PM
Marc Reinig
Guest
 
Posts: n/a
Default Re: Paper about selecting fixed point bit widths?

Try:
http://personal.bellsouth.net/y/a/yatesc/fp.pdf
http://personal.bellsouth.net/y/a/yatesc/fir.pdf

--
Marco
________________________
Marc Reinig
UCO/Lick Observatory
Laboratory for Adaptive Optics

<[email protected]> wrote in message
news:[email protected] ups.com...
> Hello all,
>
> Can anyone point me to a good general purpose paper about selecting
> appropriate bit-widths for a fixed point implementation of a signal
> processing algorithm? I've looked around and haven't found anything
> that describes a general methodology to use. I have implemented a
> design and it isn't performing as well as I would like. I suspect it
> has to do with some poor selection of bit slicing when it comes to
> multipiers and accumulators.
>
> Thanks for your help!
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Truncating Fixed point numbers SD FPGA 5 01-25-2005 09:45 PM
fixed point divider help Salman Sheikh FPGA 0 08-27-2003 02:06 PM
Re: scaling fixed point fft Ray Andraka FPGA 0 07-08-2003 09:15 PM


All times are GMT +1. The time now is 07:36 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved