FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-18-2006, 01:40 PM
kelvins
Guest
 
Posts: n/a
Default pad issue

Dear All,
As a beginner of IC designer, I was confused with PAD connector,
why should we use
PAD for top's pin. For increasing its driving or what? what kind of
book/reference can I study for
making sense as a IC designer ? Thanks a lot.

kelvin

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
issue rik Verilog 3 09-15-2006 05:21 AM
DCM corner issue seb_tech_fr FPGA 5 11-21-2005 09:15 AM
parameterized mux issue daluu Verilog 3 10-04-2004 06:41 PM
DPRAM issue ian FPGA 1 02-27-2004 07:55 AM


All times are GMT +1. The time now is 11:44 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved