FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-12-2004, 12:45 PM
richard benfield
Guest
 
Posts: n/a
Default the pacer rep suggested these people as an alternative to exp

http://www.jcegroup.com/

--

******************************************
Richard Benfield
Project Engineer
Oxford Lasers Limited
Unit 8 Moorbrook Park
Didcot, Oxon
OX11 7HP, UK
Tel: +44 (0) 1235 810088
Fax: +44 (0) 1235 810060
Website: www.oxfordlasers.com
*****************************************


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
MI5 Persecution: what people said (4070) [email protected] Verilog 0 01-19-2007 02:51 AM
Alternative for "ifdef synthesis" directive?? Viji Verilog 2 09-22-2006 02:51 PM
an alternative method to do divided clocks Metin Yerlikaya Verilog 4 02-15-2005 11:23 PM


All times are GMT +1. The time now is 01:09 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved