FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-24-2003, 01:19 PM
Stefano Trucco
Guest
 
Posts: n/a
Default not replaced by logic error

Hi

Thanks for reading this. I have a schematic (top level) design
which has a data bus. This data bus has had IOB(63:0) and separate
Ibuf(63:0) and
OBUF(63:0) attached to an IO marker (bidirectional) and NOTHING else
in the
schematic. I get an error on synthesis that says: Signal is stuck at
GND

WARNING:Xst:528 - Multi-source in Unit <bcpm_top> on signal
<data_obuf_15>
not replaced by logic
Signal is stuck at GND
WARNING:Xst:528 - Multi-source in Unit <bcpm_top> on signal
<data_obuf_14>
not replaced by logic
Signal is stuck at GND
WARNING:Xst:528 - Multi-source in Unit <bcpm_top> on signal
<data_obuf_13>
not replaced by logic
Signal is stuck at GND
WARNING:Xst:528 - Multi-source in Unit <bcpm_top> on signal
<data_obuf_12>
not replaced by logic

Signal is stuck at GND Anybody seen this error??? I am using
primitives and not macros for the IOBufs Also I had created this
schematic under 4.1 and foolishly upgraded to take "advantage" 5.1...
the schematic synthed and routed fine under 4.1 Any Ideas??? Thanks;
Reply With Quote
  #2 (permalink)  
Old 11-07-2003, 08:22 AM
Yen
Guest
 
Posts: n/a
Default Re: not replaced by logic error

Hi Stefano,

I got the same problem as you.. (Foolishly upgraded to 5.2.03i)
Is there some way to get an answer from the Xilinx guys?
Thanks a bunch.

================================================== ======================= Low Level Synthesis * ================================================== =======================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit &lt;sha2&gt; on signal &lt;h_rnm0_0&gt; not replaced by logic
Signal is stuck at GND
WARNING:Xst:528 - Multi-source in Unit &lt;sha2&gt; on signal &lt;g_rnm0_0&gt; not replaced by logic
Signal is stuck at GND
WARNING:Xst:528 - Multi-source in Unit &lt;sha2&gt; on signal &lt;f_rnm0_0&gt; not replaced by logic
Signal is stuck at GND
WARNING:Xst:528 - Multi-source in Unit &lt;sha2&gt; on signal &lt;e_rnm0_0&gt; not replaced by logic
Signal is stuck at GND
WARNING:Xst:528 - Multi-source in Unit &lt;sha2&gt; on signal &lt;d_rnm0_0&gt; not replaced by logic
Signal is stuck at GND
WARNING:Xst:528 - Multi-source in Unit &lt;sha2&gt; on signal &lt;c_rnm0_0&gt; not replaced by logic
Signal is stuck at GND
WARNING:Xst:528 - Multi-source in Unit &lt;sha2&gt; on signal &lt;a_rnm0_31&gt; not replaced by logic
Sources are: b_rnm0_0:Q, a_rnm0_31:Q
ERROR:Xst:415 - Synthesis failed
CPU : 3.89 / 4.38 s | Elapsed : 4.00 / 4.00 s
Reply With Quote
  #3 (permalink)  
Old 11-07-2003, 06:29 PM
Yen
Guest
 
Posts: n/a
Default Re: not replaced by logic error



Took cared of the dumb problem..

It seemed XST (5.2) does not like a 'wire type' output port driven by a reg output (e.g. 'Q'). A 'wire type' output driven by combi logic is okay tho.

For example, I have

output [127:0] a; reg [31:0] c,d,e,f; a[31:0] = c; a[63:32] = d; etc.

will cause some 'a' wires to 'stuck'..

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Behavioral Model Logic Error , BCD to Excess3 converter 3ashmawy Verilog 4 04-13-2007 09:43 PM
Error 10170 syntax error during compilation Jughead Verilog 3 08-28-2006 07:32 AM
Pass transistor logic and multi-valued logic in a FPGA Nitin FPGA 1 10-24-2003 01:22 PM


All times are GMT +1. The time now is 04:15 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved