FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-20-2004, 03:09 AM
Jerry
Guest
 
Posts: n/a
Default NIOS II Sim

I replaced my NIOS I with a NIOS II and did a simulation. Hummm it seems
to take a lot more CPU time with a NIOS II. Has anyone else experienced
this?

ARRRRRGGGGGHHHHH
Jer


Reply With Quote
  #2 (permalink)  
Old 08-20-2004, 10:31 AM
Jon Beniston
Guest
 
Posts: n/a
Default Re: NIOS II Sim

"Jerry" <[email protected]> wrote in message news:<[email protected]>...
> I replaced my NIOS I with a NIOS II and did a simulation. Hummm it seems
> to take a lot more CPU time with a NIOS II. Has anyone else experienced
> this?


That's the price of progress...
Reply With Quote
  #3 (permalink)  
Old 08-20-2004, 06:46 PM
Jesse Kempa
Guest
 
Posts: n/a
Default Re: NIOS II Sim

"Jerry" <[email protected]> wrote in message news:<[email protected]>...
> I replaced my NIOS I with a NIOS II and did a simulation. Hummm it seems
> to take a lot more CPU time with a NIOS II. Has anyone else experienced
> this?
>
> ARRRRRGGGGGHHHHH
> Jer


The wonderful thing about simulation is that it shows you what
happens, in detail, in your system for debugging purposes. Things like
processor cache initialization, SDRAM controller initialization, and
other things required to a get a processor-based system from power-up
to main() take a while.

That said we offer two things which you might be interested in if you
don't want to see every bit of detail:
- "Simulation" software libraries & crt0 code for use only with RTL
simulation (skips lengthy things like cache initlaization).
- The instruction set simulator.

Both of these are described in the Nios II SW Dev Handbook & AN333
(Simulating Nios II processor systems).

Jesse
Reply With Quote
  #4 (permalink)  
Old 08-21-2004, 12:43 AM
Jerry
Guest
 
Posts: n/a
Default Re: NIOS II Sim


"Jesse Kempa" <[email protected]> wrote in message
news:[email protected] om...
> "Jerry" <[email protected]> wrote in message

news:<[email protected]>...
> > I replaced my NIOS I with a NIOS II and did a simulation. Hummm it seems
> > to take a lot more CPU time with a NIOS II. Has anyone else experienced
> > this?
> >
> > ARRRRRGGGGGHHHHH
> > Jer

>
> The wonderful thing about simulation is that it shows you what
> happens, in detail, in your system for debugging purposes. Things like
> processor cache initialization, SDRAM controller initialization, and
> other things required to a get a processor-based system from power-up
> to main() take a while.
>
> That said we offer two things which you might be interested in if you
> don't want to see every bit of detail:
> - "Simulation" software libraries & crt0 code for use only with RTL
> simulation (skips lengthy things like cache initlaization).
> - The instruction set simulator.
>
> Both of these are described in the Nios II SW Dev Handbook & AN333
> (Simulating Nios II processor systems).
>
> Jesse


Ok Jesse, come Monday I will look into these things you mention.

ARRRRRRGGGGGGHHHHHHH
Jer


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
What does nios-run do? cruzin FPGA 5 01-19-2004 12:23 AM
NIOS and OCI Jerry FPGA 5 09-30-2003 03:54 AM


All times are GMT +1. The time now is 02:30 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved