FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-26-2004, 10:10 AM
vivek
Guest
 
Posts: n/a
Default Newbie question -fanout of iopins in fpga

what is the fanout of the IOpins in Virtex2 to devices

thanks and regards
vivek
Reply With Quote
  #2 (permalink)  
Old 06-26-2004, 11:29 AM
Hal Murray
Guest
 
Posts: n/a
Default Re: Newbie question -fanout of iopins in fpga

>what is the fanout of the IOpins in Virtex2 to devices

The details are in the data sheet. It depends upon which
IO standard you are using.

I haven't seen the term "fanout" in data sheets for a long time.
It doesn't really make much sense with modern logic.

CMOS has almost 0 load current so you can drive hundreds of
loads if you don't care about speed. The data sheet will
give you the switching times for a specified load capacitance.
If you have more capacitance it takes longer.

--
The suespammers.org mail server is located in California. So are all my
other mailboxes. Please do not send unsolicited bulk e-mail or unsolicited
commercial e-mail to my suespammers.org address or any of my other addresses.
These are my opinions, not necessarily my employer's. I hate spam.

Reply With Quote
  #3 (permalink)  
Old 06-28-2004, 02:39 PM
Mario Trams
Guest
 
Posts: n/a
Default Re: Newbie question -fanout of iopins in fpga

Hal Murray wrote:

>>what is the fanout of the IOpins in Virtex2 to devices

>
> The details are in the data sheet. It depends upon which
> IO standard you are using.
>
> I haven't seen the term "fanout" in data sheets for a long time.
> It doesn't really make much sense with modern logic.
>
> CMOS has almost 0 load current so you can drive hundreds of
> loads if you don't care about speed. The data sheet will
> give you the switching times for a specified load capacitance.
> If you have more capacitance it takes longer.


Though, you have to care for input rise and fall time requirements
of the attached receivers.

Regards,
Mario
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: FPGA vs Microprocessor: newbie question Basuki Endah Priyanto FPGA 0 05-17-2004 12:58 PM
FPGA vs Microprocessor: newbie question Josť da Rocha FPGA 3 05-11-2004 10:10 PM
Automatic signal fanout management in an FPGA (Xilinx type in this case) jean-francois hasson FPGA 0 09-05-2003 06:16 PM


All times are GMT +1. The time now is 11:18 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved