FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-04-2003, 12:06 PM
Fred H
Guest
 
Posts: n/a
Default Need a few tips working with an Xilinx FPGA


I'm pretty new to FPGA-programming, and I've yet to understand
quite of the steps I go through from compiling my vhdl-files,
to finally generating bit-files.

I'm working with a Xilinx II Pro FPGA, using ISE 6.1i, and I'm
only starting to get familiar with the tools. But I'm having
some problems understanding what all the (automated) steps do,
and what they actually mean.

What I want to know, is the following:

1. What does the "Translate" step do? What is actually produced
by this step in the implementation ladder?
2. What happens in the "Map" stage, and what is produced?
3. What is left for "Place & Route" to do? (A whole lot I
suppose, since it takes so long...)

Well, you get the picture. I'm a genuine newbie, and I want to
know what the he... is going on when I skillfully double click
the "Implement Design" icon

Any commens, or links to introductory guides will be greatly
appreaciated. And I might as well warn you right away. I will
probably bother you guys with questions about whe myriad of
different files produced during the "implement design" process
when I'm starting to undersand what is actually happening during
that process.

Sincerely
-Fred, Norway.
Reply With Quote
  #2 (permalink)  
Old 12-04-2003, 12:40 PM
Fred H
Guest
 
Posts: n/a
Default Re: Need a few tips working with an Xilinx FPGA


> And I might as well warn you right away. I will
> probably bother you guys with questions about whe myriad of
> different files produced during the "implement design" process
> when I'm starting to undersand what is actually happening during
> that process.


Actually, I'll start right away:

- Which process(es) create the ucf and pcf files?
- Which process(es) use the ucf and pcf files?
- Which process(es) will overwrite my manually
created ucf and pcf files, and what can I do
about it?
Reply With Quote
  #3 (permalink)  
Old 12-04-2003, 01:23 PM
Christian Haase
Guest
 
Posts: n/a
Default Re: Need a few tips working with an Xilinx FPGA

Hello Fred,

reading the sites that you find at
http://toolbox.xilinx.com/docsan/xilinx5/manuals.htm
makes you probably forget your questions :0)

Christian

Reply With Quote
  #4 (permalink)  
Old 12-04-2003, 03:11 PM
Fred H
Guest
 
Posts: n/a
Default Re: Need a few tips working with an Xilinx FPGA

På Thu, 04 Dec 2003 13:23:55 +0100, skrev Christian Haase
<[email protected]>:

> Hello Fred,
>
> reading the sites that you find at
> http://toolbox.xilinx.com/docsan/xilinx5/manuals.htm
> makes you probably forget your questions :0)
>
> Christian
>


Just what I was looking for. Thanks a lot :-)
Reply With Quote
  #5 (permalink)  
Old 12-04-2003, 07:50 PM
Eric Crabill
Guest
 
Posts: n/a
Default Re: Need a few tips working with an Xilinx FPGA


Hi,

You can find some answers to your questions here:

http://www.engr.sjsu.edu/~crabill/lab5.pdf

Eric

Fred H wrote:
>
> I'm pretty new to FPGA-programming, and I've yet to understand
> quite of the steps I go through from compiling my vhdl-files,
> to finally generating bit-files.
>
> I'm working with a Xilinx II Pro FPGA, using ISE 6.1i, and I'm
> only starting to get familiar with the tools. But I'm having
> some problems understanding what all the (automated) steps do,
> and what they actually mean.
>
> What I want to know, is the following:
>
> 1. What does the "Translate" step do? What is actually produced
> by this step in the implementation ladder?
> 2. What happens in the "Map" stage, and what is produced?
> 3. What is left for "Place & Route" to do? (A whole lot I
> suppose, since it takes so long...)
>
> Well, you get the picture. I'm a genuine newbie, and I want to
> know what the he... is going on when I skillfully double click
> the "Implement Design" icon
>
> Any commens, or links to introductory guides will be greatly
> appreaciated. And I might as well warn you right away. I will
> probably bother you guys with questions about whe myriad of
> different files produced during the "implement design" process
> when I'm starting to undersand what is actually happening during
> that process.
>
> Sincerely
> -Fred, Norway.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
FPGA tips report Tony Burch Verilog 0 02-06-2008 02:54 PM
ANNC: Tips for FPGA Timing Closure Webcast bart Verilog 0 03-28-2007 01:31 AM
Re: Xilinx virtex II DCM CLKFX output not working Martin Euredjian FPGA 0 08-10-2003 08:54 AM
Re: Xilinx virtex II DCM CLKFX output not working Bob FPGA 0 08-10-2003 05:55 AM


All times are GMT +1. The time now is 09:02 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved