FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-12-2004, 11:24 AM
Yann Thoma
Guest
 
Posts: n/a
Default Modify Memory after P&R in Xilinx Virtex2

Hi all,

I am building a design for a Virtex2 3000, including a ROM. The problem is I
would like to be able to modify the ROM content, after placement and
routing, without doing the placement and routing everytime. I know about
FPGA editor, that allow to modify memories after P&R, but only by hand, word
after word.
Does somebody knows about a way to modify it from a .coe, .cfg, or .mif
file?

Thanks in advance,

Yann


Reply With Quote
  #2 (permalink)  
Old 01-12-2004, 11:55 AM
steven derrien
Guest
 
Posts: n/a
Default Re: Modify Memory after P&R in Xilinx Virtex2

Hi Yann,

You should have a look to the DATA2BRAM command line tool
provided with ISE. This tool directly modify the memory
content of a bitstream file.

Steven

Yann Thoma wrote:
> Hi all,
>
> I am building a design for a Virtex2 3000, including a ROM. The problem is I
> would like to be able to modify the ROM content, after placement and
> routing, without doing the placement and routing everytime. I know about
> FPGA editor, that allow to modify memories after P&R, but only by hand, word
> after word.
> Does somebody knows about a way to modify it from a .coe, .cfg, or .mif
> file?
>
> Thanks in advance,
>
> Yann
>
>


Reply With Quote
  #3 (permalink)  
Old 01-12-2004, 04:31 PM
Yttrium
Guest
 
Posts: n/a
Default Re: Modify Memory after P&R in Xilinx Virtex2

thanx, i was looking for the same thing!


"steven derrien" <[email protected]> wrote in message
news:[email protected]
> Hi Yann,
>
> You should have a look to the DATA2BRAM command line tool
> provided with ISE. This tool directly modify the memory
> content of a bitstream file.
>
> Steven
>
> Yann Thoma wrote:
> > Hi all,
> >
> > I am building a design for a Virtex2 3000, including a ROM. The problem

is I
> > would like to be able to modify the ROM content, after placement and
> > routing, without doing the placement and routing everytime. I know about
> > FPGA editor, that allow to modify memories after P&R, but only by hand,

word
> > after word.
> > Does somebody knows about a way to modify it from a .coe, .cfg, or .mif
> > file?
> >
> > Thanks in advance,
> >
> > Yann
> >
> >

>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Xilinx Virtex2 tristate support Vivek FPGA 3 11-13-2003 05:57 PM


All times are GMT +1. The time now is 12:01 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved