FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-01-2009, 08:59 AM
vcar
Guest
 
Posts: n/a
Default Micron SODIMM Type Variation

I have a implemented design based on MIG2.3, which supports the
following kind of 200pin DDR2 SODIMM modules:
MT4HTF1664HY
MT4HTF3264HY
MT4HTF6464HY

I noted that the three modules all have 4 chips in one module, and
these modules are very hard to buy. While there are a lot of different
types of SODIMM modules in markets, most of them have 8 or 16 chips in
one module. Since the 200-pin SODIMM is a memory interface standard,
could I use these modules instead?

Need I change the FPGA deisgn or not?
Need I change the board schematic or not?
Reply With Quote
  #2 (permalink)  
Old 06-03-2009, 07:44 AM
vcar
Guest
 
Posts: n/a
Default Re: Micron SODIMM Type Variation

Anybody could give some advice? Thanks a lot!
Reply With Quote
  #3 (permalink)  
Old 06-03-2009, 07:36 PM
LittleAlex
Guest
 
Posts: n/a
Default Re: Micron SODIMM Type Variation

On Jun 2, 10:44*pm, vcar <[email protected]> wrote:
> Anybody could give some advice? Thanks a lot!


My advice is to read the data sheets for the chips mounted on the
modules.

AL
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
ddr2 sodimm controller [email protected] FPGA 5 10-01-2006 05:46 PM
CD Mixing - DSP or DAC Clock speed variation? mr_alex DSP 4 11-09-2005 10:44 PM
Theoretical and practical consequences of groupdelay variation in DMT. Morten M. Jørgensen DSP 16 04-19-2005 01:43 PM
Finding DDR SDRAM SODIMM(200 pin) socket. SeungHeun, Lee FPGA 1 02-04-2005 03:40 PM
Xilinx clk to out variation Alan Nishioka FPGA 1 09-10-2003 04:57 PM


All times are GMT +1. The time now is 12:07 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved