FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-09-2007, 01:01 AM
Eric Smith
Guest
 
Posts: n/a
Default Microblaze PLB vs. OPB busses

Now that Microblaze has support for either PLB or OPB, what are the
advantages and disadvantages of PLB? I started looking at the PLB
specification, but I don't yet understand it well enough to have any
feel for how it compares to OPB, or why it might be preferred.

Thanks,
Eric
Reply With Quote
  #2 (permalink)  
Old 11-09-2007, 03:12 AM
Jeff Cunningham
Guest
 
Posts: n/a
Default Re: Microblaze PLB vs. OPB busses

Eric Smith wrote:
> Now that Microblaze has support for either PLB or OPB, what are the
> advantages and disadvantages of PLB?


PLB can arbitrate and queue the next transaction address during the
current transaction's dataphase. This potentially reduces the dead time
between transactions.

Also PLB has separate read and write datapaths, which can operate
simultaneously in some cases.

I don't know if PLB will make your microblaze go faster, but it
certainly has potential to make your DMA devices go faster.

-Jeff
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
internal tristates and busses Jason Berringer FPGA 7 12-07-2004 12:18 AM
Spartan 3 - Internal busses & tristate ? Sylvain Munaut FPGA 3 10-23-2004 04:12 AM
Z-busses and synthesis H. Peter Anvin FPGA 1 09-13-2003 07:34 AM


All times are GMT +1. The time now is 03:05 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved