FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-01-2006, 12:07 AM
jmariano
Guest
 
Posts: n/a
Default Microblaze GPIO (basic) question

Dear All,


For my application, I'm using a Spartan-3 Starter Kit Board, with a
microblaze microcontroller
(uart, timer, bram, etc).

I need the microcontroller to control a few digital lines connected to
somme discrete logic on
the outside of the board. As far as I can understand, and since those
lines don't need to be
fast, the easiest way is to hook them on the OPB via a GPIO module. My
question is how to do
that.

I think I wave to create a custom OPB peripheral using the XPS wizard,
and then edit the
created VHD files, as it is donne for a "regular" IP, but in this case
connecting the
registers directly to signals, noting more, but i'm not sure. Is this
correct? Can anyone
direct me to a tutorial.

Tank you very much

jmariano

Reply With Quote
  #2 (permalink)  
Old 05-01-2006, 12:28 AM
motty
Guest
 
Posts: n/a
Default Re: Microblaze GPIO (basic) question

Using the EDK you can just add a GPIO module to your project and
connect it how you want to. the module is parameterized so you can
specify how many lines you need. After that, you have to use the
Xilinx provided drivers to "talk" to the core via software. I assume
you know C or C++. It is not my strong suit by any means. Someone
else in my group does that part of the project! But I know from
looking that there are functions you call to set the direction of the
lines and to set bits high or low (in essence, making that GPIO line
high or low). You access the core using the address generated by the
EDK and software pointers (at least that is how we do it). Basically,
you will read and write to the GPIO address to control the actual lines
of the device, which will be added to your external port list and
connected to your outside logic.

I am sure that there is documentation in the EDK installation directory
that will go in to this in detail. Since you mentioned you are using
the UART, Timer, etc. I assume that you know the nitty gritty of the
programming side.

Hope that helps some!

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Basic question m Verilog 1 09-27-2008 07:05 AM
Very basic question Fizzy FPGA 3 04-12-2006 07:41 AM
Basic GTKWave question Charles Bailey Verilog 8 05-07-2004 04:53 PM
basic question, virtex 2 pro Vinod FPGA 3 05-03-2004 03:26 PM


All times are GMT +1. The time now is 04:38 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved