FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-17-2003, 12:48 PM
C.Amendola
Guest
 
Posts: n/a
Default microblaze data transfer


I'm planning to use Microblaze in my project without using DMA devices. It
seems than Microblaze don't have any instruction like "read and auto-
increment register" so if I have to transfer data from a location to
another I have to implicitaly increment pointer. Anyone knows if there is
some solution that allows to transfer data with the lowest number of
cycles?
Reply With Quote
  #2 (permalink)  
Old 10-17-2003, 01:03 PM
Goran Bilski
Guest
 
Posts: n/a
Default Re: microblaze data transfer

Hi,

Since MicroBlaze branches on register values you can first load a
register with the length.
MicroBlaze also have an address mode which is address = regA + regB.
I would also move from the end to the beginning like this

addi r5,r0,#Src_Addr
addi r6,r0,#Dest_Addr
addi r7,r0,#(4*(Nr_of_Words-1)
..loop
lw r8,r5,r7
sw r8,r6,r7
bneid r7,loop
addi r7,r7,-4

This will create a loop with 1 load, 1 load, 1 branch and 1 decrement.
The number of clock cycles depends on the latency to the memory but it
will be 2 memory access + 3 clock cycles if the code is executed from
the LMB memory.

Göran Bilski

C.Amendola wrote:

>
> I'm planning to use Microblaze in my project without using DMA
> devices. It seems than Microblaze don't have any instruction like
> "read and auto- increment register" so if I have to transfer data from
> a location to another I have to implicitaly increment pointer. Anyone
> knows if there is some solution that allows to transfer data with the
> lowest number of cycles?


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
data transfer design vittal Verilog 7 09-20-2006 11:13 AM
Problems with TASK - how to transfer data back to module? Troy Heagy Verilog 3 07-29-2004 07:10 PM


All times are GMT +1. The time now is 07:15 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved