FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-18-2007, 10:52 AM
Posts: n/a
Default MI5 Persecution: Victor Lewis-Smith (35908)

Victor Lewis-Smith

Certainty level: 10%

Victor Lewis-Smith has issued a denial through his webmaster
John Hayward-Warburton regarding this article; he says quite categorically
it's not written about me. I kind-of sort-of believe him, but I think
the conspiracy is so wide that the phrase "Eventually, I had to leave
because they were all trying to kill me" could have been intended to be
as if from any paranoid person, but could have been influenced by my
case in the particular. So the influence could have been sort-of

This article is from the Evening Standard of Thursday May 8, 1997.
It is titled "Goon, and best forgotten" and may be found on page 31.

I think VLS has written/produced stuff specifically about me in the past,
both in his Evening Standard column, one of which is reproduced below
(in another case, he was talking about computer hacking, and I think that
was directed at me), and a television programme in around late 1993
when he has a taxi driver who says "they're all trying to kill me guv"
and VLS responds "you're supposed to be quite intelligent aren't you".

However, his webmaster has issued a formal denial on his behalf, so it
is not for me to oppose what he has stated categorically.


Posted via NewsDemon.com - Premium Uncensored Newsgroup Service
Unlimited Access, Anonymous Accounts, Uncensored Broadband Access
Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
MI5 Persecution: Victor Lewis-Smith (35977) [email protected] Verilog 0 11-18-2007 10:54 AM
HDL Chip Design (VHDL and Verilog) by Douglas Smith Shalin Sheth Verilog 0 01-06-2005 09:44 PM
Denali Verification Webcast Series with Sean Smith Dec 15-16 Sean W, Smith Verilog 0 12-07-2004 11:24 PM

All times are GMT +1. The time now is 04:21 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved