FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-05-2004, 01:50 PM
Posts: n/a
Default maxplus 2 waveform simulation

Hello all:

I am a new guy for the fpga region. I get some problem recently, is
waveform can simulate the varable which declared as "signal" in VHDL
program? I stick over there for 3 days, please advice....
Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
waveform andrew browning Verilog 1 05-09-2007 08:19 AM
how can verilog use mem in maxplus? ZZZzzz Verilog 0 11-09-2003 12:18 PM
How to import QuartusII simulation waveform (vwf) and block design file(bdf) to the Word (.doc) sarah FPGA 1 10-28-2003 05:14 AM

All times are GMT +1. The time now is 09:37 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved