FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-01-2009, 05:20 PM
Neil Steiner
Guest
 
Posts: n/a
Default Maximum tilemap size for Virtex6 devices?

[Haven't yet figured out the fauna of forums.xilinx.com. I posted there
first, but received no reply, so I'm opting for the tried and true c.a.f.]

I'm working on some XDL tools, and I need an upper bound on the number
of tiles in the largest Virtex6 devices. The ISE 11.1 info doesn't yet
list any support for Virtex6, so I wondered if anybody else might happen
to know. Note that dimensions like SLICE_XnYm are insufficient for my
purposes.

If anybody with access to the right tools is willing to check, the
following should work for the xc6vlx760:

xdl -report xc6vlx760
grep tiles xc6vlx760.xdlrc

The two lines that come out of that would give me the row and column and
total tile counts.
Reply With Quote
  #2 (permalink)  
Old 06-01-2009, 05:37 PM
Guest
 
Posts: n/a
Default Re: Maximum tilemap size for Virtex6 devices?

On 1 June, 18:20, Neil Steiner <[email protected]> wrote:
> [Haven't yet figured out the fauna of forums.xilinx.com. *I posted there
> first, but received no reply, so I'm opting for the tried and true c.a.f.]
>
> I'm working on some XDL tools, and I need an upper bound on the number
> of tiles in the largest Virtex6 devices. *The ISE 11.1 info doesn't yet
> list any support for Virtex6, so I wondered if anybody else might happen
> to know. *Note that dimensions like SLICE_XnYm are insufficient for my
> purposes.
>
> If anybody with access to the right tools is willing to check, the
> following should work for the xc6vlx760:
>
> * * *xdl -report xc6vlx760
> * * *grep tiles xc6vlx760.xdlrc
>
> The two lines that come out of that would give me the row and column and
> total tile counts.


if somebody would tell you this, Xilinx would sue them
this info still under NDA, until the 11.1 SP1 is out

Antti

Reply With Quote
  #3 (permalink)  
Old 06-01-2009, 07:42 PM
Guest
 
Posts: n/a
Default Re: Maximum tilemap size for Virtex6 devices?

On Jun 1, 8:37*am, "[email protected]"
<[email protected]> wrote:
> On 1 June, 18:20, Neil Steiner <[email protected]> wrote:
>
>
>
> > [Haven't yet figured out the fauna of forums.xilinx.com. *I posted there
> > first, but received no reply, so I'm opting for the tried and true c.a.f.]

>
> > I'm working on some XDL tools, and I need an upper bound on the number
> > of tiles in the largest Virtex6 devices. *The ISE 11.1 info doesn't yet
> > list any support for Virtex6, so I wondered if anybody else might happen
> > to know. *Note that dimensions like SLICE_XnYm are insufficient for my
> > purposes.

>
> > If anybody with access to the right tools is willing to check, the
> > following should work for the xc6vlx760:

>
> > * * *xdl -report xc6vlx760
> > * * *grep tiles xc6vlx760.xdlrc

>
> > The two lines that come out of that would give me the row and column and
> > total tile counts.

>
> if somebody would tell you this, Xilinx would sue them
> this info still under NDA, until the 11.1 SP1 is out
>
> Antti


Here is the URL for presently available public information on
Virtex-6.

http://www.xilinx.com/publications/p...6_Overview.pdf

Peter Alfke
Reply With Quote
  #4 (permalink)  
Old 06-01-2009, 07:45 PM
Guest
 
Posts: n/a
Default Re: Maximum tilemap size for Virtex6 devices?

On 1 June, 20:42, [email protected] wrote:
> On Jun 1, 8:37*am, "[email protected]"
>
>
>
> <[email protected]> wrote:
> > On 1 June, 18:20, Neil Steiner <[email protected]> wrote:

>
> > > [Haven't yet figured out the fauna of forums.xilinx.com. *I posted there
> > > first, but received no reply, so I'm opting for the tried and true c.a.f.]

>
> > > I'm working on some XDL tools, and I need an upper bound on the number
> > > of tiles in the largest Virtex6 devices. *The ISE 11.1 info doesn'tyet
> > > list any support for Virtex6, so I wondered if anybody else might happen
> > > to know. *Note that dimensions like SLICE_XnYm are insufficient formy
> > > purposes.

>
> > > If anybody with access to the right tools is willing to check, the
> > > following should work for the xc6vlx760:

>
> > > * * *xdl -report xc6vlx760
> > > * * *grep tiles xc6vlx760.xdlrc

>
> > > The two lines that come out of that would give me the row and column and
> > > total tile counts.

>
> > if somebody would tell you this, Xilinx would sue them
> > this info still under NDA, until the 11.1 SP1 is out

>
> > Antti

>
> Here is the URL for presently available public information on
> Virtex-6.
>
> http://www.xilinx.com/publications/p...6_Overview.pdf
>
> Peter Alfke


I think we all can find this document, there isnt much in it as we all
know

Antti
Reply With Quote
  #5 (permalink)  
Old 06-01-2009, 09:07 PM
Neil Steiner
Guest
 
Posts: n/a
Default Re: Maximum tilemap size for Virtex6 devices?

>> If anybody with access to the right tools is willing to check, the
>> following should work for the xc6vlx760:
>>
>> xdl -report xc6vlx760
>> grep tiles xc6vlx760.xdlrc
>>
>> The two lines that come out of that would give me the row and column and
>> total tile counts.

>
> if somebody would tell you this, Xilinx would sue them
> this info still under NDA, until the 11.1 SP1 is out


Oh, I didn't realize this was still under NDA. I knew that Virtex6 was
supposed to be supported in 11.1, but wasn't aware of the SP1 distinction.

When I initially posted the question to forums.xilinx.com, I figured
somebody inside Xilinx might be willing to respond, since the "Logic
Cells" counts for the devices are already published.
Reply With Quote
  #6 (permalink)  
Old 06-01-2009, 09:14 PM
Guest
 
Posts: n/a
Default Re: Maximum tilemap size for Virtex6 devices?

On 1 June, 22:07, Neil Steiner <[email protected]> wrote:
> >> If anybody with access to the right tools is willing to check, the
> >> following should work for the xc6vlx760:

>
> >> * * *xdl -report xc6vlx760
> >> * * *grep tiles xc6vlx760.xdlrc

>
> >> The two lines that come out of that would give me the row and column and
> >> total tile counts.

>
> > if somebody would tell you this, Xilinx would sue them
> > this info still under NDA, until the 11.1 SP1 is out

>
> Oh, I didn't realize this was still under NDA. *I knew that Virtex6 was
> supposed to be supported in 11.1, but wasn't aware of the SP1 distinction..
>
> When I initially posted the question to forums.xilinx.com, I figured
> somebody inside Xilinx might be willing to respond, since the "Logic
> Cells" counts for the devices are already published.


no it will be silence until the SP1 is released (or the information
otherwise made public officially)

Antti
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Virtex6 software jsd FPGA 2 04-07-2009 05:55 PM
Virtex6 Virtex4 FPGA compatibility S. Bernstein FPGA 11 03-09-2009 08:23 AM
size specification in size constant sandeep Verilog 7 11-14-2008 07:51 AM
Difference between maximum likelihood and maximum aposterior probability dgse DSP 2 05-10-2007 05:22 PM
Large size DFT from multiple small size DFTs Paul Dabrowski DSP 7 03-04-2005 08:00 AM


All times are GMT +1. The time now is 10:14 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved