FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-08-2005, 03:32 AM
Guest
 
Posts: n/a
Default Max. Operating Frequency - Timing report

The Xilinx timing report for XPLA3 CPLD shows maximum operating
frequency of 30 MHz for one of our design. But the CPLD is functioning
correctly at 80 MHz. If so what does the Maximum operating frequency
specified in the timing report signify?

Reply With Quote
  #2 (permalink)  
Old 02-08-2005, 06:28 AM
Symon
Guest
 
Posts: n/a
Default Re: Max. Operating Frequency - Timing report

Maybe it signifies the speed your design would run at if you took it out of
the fridge and put it in the oven?
Syms.
<[email protected]> wrote in message
news:[email protected] ups.com...
> The Xilinx timing report for XPLA3 CPLD shows maximum operating
> frequency of 30 MHz for one of our design. But the CPLD is functioning
> correctly at 80 MHz. If so what does the Maximum operating frequency
> specified in the timing report signify?
>



Reply With Quote
  #3 (permalink)  
Old 02-08-2005, 06:41 AM
jtw
Guest
 
Posts: n/a
Default Re: Max. Operating Frequency - Timing report

"Symon" <[email protected]> wrote in message
news:[email protected]
> Maybe it signifies the speed your design would run at if you took it out
> of the fridge and put it in the oven?
> Syms.
> <[email protected]> wrote in message
> news:[email protected] ups.com...
>> The Xilinx timing report for XPLA3 CPLD shows maximum operating
>> frequency of 30 MHz for one of our design. But the CPLD is functioning
>> correctly at 80 MHz. If so what does the Maximum operating frequency
>> specified in the timing report signify?
>>


Or more likely, the paths that Xilinx sees as critical are not...

The tools support multi-cycle timing constraints. Did you give it
appropriate constraints, or just let it do it's own thing?

Jason


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Understanding Xilinx Timing Constraints Analysis Report MM FPGA 0 08-10-2004 11:35 PM
how to create timing report for all nets? Alfredo FPGA 1 11-30-2003 09:37 PM
XST Timing report Muthu FPGA 3 11-14-2003 07:26 PM


All times are GMT +1. The time now is 04:59 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved