FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-01-2003, 11:56 PM
Kevin Neilson
Guest
 
Posts: n/a
Default Matlab: What do I need for modeling?

I'm not intimately familiar with Matlab, and I'd like to know which pieces I
need for a project. Normally I get filter coefficients from ScopeFIR, and
then go straight to Verilog. Sometimes I model FIR filters, mixers, etc.,
using behavioral Verilog, but more often than not I just go straight to the
synthesizable Verilog. I can simulate this in Modelsim and do a DFT on the
results using ScopeDSP. Then I can change bitwidths or filter lengths based
on the results.

What if I need to make a Matlab model before making synthesizable code? It
seems to me that making a behavioral Verilog model is just faster and easier
to use as a base for synthesizable code, but I haven't used Matlab in a
while so perhaps I'm mistaken. Do you know which of the many toolboxes and
add-ons I'd need to do this? I just want to make a simple fixed-point model
of the DSP chain, including FIR filters and mixers. Can I do this with just
the basic Matlab package? I don't even need Matlab to generate the
coefficients or to make pretty block diagrams or plots.

-Kevin


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
how can i ModelSim in Matlab prepearing to use? gvark Verilog 2 09-30-2006 03:16 PM
Modeling hardware in Matlab/Simulink (delay, etc.)? moe Verilog 1 10-26-2003 08:38 PM
How to integrate Matlab, c++, and verilog Fred Ma Verilog 0 09-13-2003 12:52 AM


All times are GMT +1. The time now is 07:12 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved