FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-21-2004, 11:47 PM
Nachiket Kapre
Guest
 
Posts: n/a
Default map gives yet another error!

I get the following error while doing map on my design

--------------------------------------------------------------
this is what echoes on the terminal...
"Found an unexpected XMODULE_CELLTYPE property on frag"

--------------------------------------------------------------
this is what is seen in the mrp file?
WARNING:MapLib:328 - Block abcd_inst is not a recognized logical
block. The mapper will continue to process the design but there may be design
problems if this block does not get trimmed.

any help is appreciated.
nachiket.
Reply With Quote
  #2 (permalink)  
Old 01-22-2004, 11:48 PM
Bret Wade
Guest
 
Posts: n/a
Default Re: map gives yet another error!

[email protected] (Nachiket Kapre) wrote in message news:<[email protected] com>...
> I get the following error while doing map on my design
>
> --------------------------------------------------------------
> this is what echoes on the terminal...
> "Found an unexpected XMODULE_CELLTYPE property on frag"
>
> --------------------------------------------------------------
> this is what is seen in the mrp file?
> WARNING:MapLib:328 - Block abcd_inst is not a recognized logical
> block. The mapper will continue to process the design but there may be design
> problems if this block does not get trimmed.
>
> any help is appreciated.
> nachiket.


Hi Nachiket,

This message is most likely a problem with your design. You have a
symbol in your logical design named "abcd_inst" that either has an
invalid TYPE property or no TYPE property. The TYPE property has to
either be a recognized primitive name or match a hierarchical block in
your design. Ngdbuild should have caught this, but perhaps you are
running with the -u option which allows unexpanded blocks. Check the
..bld file for relevant messages.

Regards,
Bret
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Error 10170 syntax error during compilation Jughead Verilog 3 08-28-2006 08:32 AM
"Error loading design" error thomasc Verilog 5 03-07-2005 09:22 AM


All times are GMT +1. The time now is 01:12 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved