FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-13-2005, 11:16 PM
Antti Lukats
Guest
 
Posts: n/a
Default MachXO - not released, but already supported by Aldec !!

surprise surprise, all documents where the name of the new (to be announced
this friday?) Lattice non volatile FPGA like PLD device carry a
'confidential' notice, but running google search on

machXO there are 2 hits already, one chinese, and one from Aldec who claims
that the new update to their tools include support for Lattice machXO
already !!

I guess its already friday at the place where Aldec HQ is located , or
maybe they just dont care about the confidential clause.

good PR for Aldec, I would never had any thoughs about evaluation their
tools, now I may even do so!

Antti


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Aldec Riviera-PRO 2007.10 and Active_HDL 7.2 [email protected] Verilog 0 10-18-2007 12:06 PM
Aldec Active-HDL vs Riviera? Xilinx User Verilog 2 07-11-2007 04:45 PM
Xilinx ILA -> supported FPGA ? Amontec Team, Laurent Gauch FPGA 1 02-06-2004 09:46 AM


All times are GMT +1. The time now is 12:15 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved