FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-23-2007, 07:07 AM
Guest
 
Posts: n/a
Default M-RAM allocation in Stratix EPS125B672C6

Hi ,

I am using Altera Quartus II version 4.0 . The EPS125 device has
138 M4K blocks
224 M512 blocks
2 number of 512K Mram blocks

has a total of 1,944,576 bits.

(http://www.altera.com/products/devic.../features/stx-
trimatrix.html )

the problem i am facing is i am trying to fit in 4 buffer data blocks
each of size 16384*14 bits
(total 229376*4 =917504)
plus i have additional fifo and single port Ram of sizes 8192 , and
1500 bits

The problem is though there is adequate RAM available , I am not able
to fit in all the memory; only 48% of the RAM is used.

The fitter resourse summary says more M-Ram blocks are required but
most of M4K and M512 blokcs are not used. ie 40/224 M512 blocks are
used, 2/138 M4K blocks and 2-MRam blocks...


I am fairly new to FPGAs and stuff so i would appreciate all help.

thanks and regards.

Reply With Quote
  #2 (permalink)  
Old 05-23-2007, 07:04 PM
motiw
Guest
 
Posts: n/a
Default Re: M-RAM allocation in Stratix EPS125B672C6

On May 22, 10:07 pm, [email protected] wrote:
> Hi ,
>
> I am using Altera Quartus II version 4.0 . The EPS125 device has
> 138 M4K blocks
> 224 M512 blocks
> 2 number of 512K Mram blocks
>
> has a total of 1,944,576 bits.
>
> (http://www.altera.com/products/devic.../features/stx-
> trimatrix.html )
>
> the problem i am facing is i am trying to fit in 4 buffer data blocks
> each of size 16384*14 bits
> (total 229376*4 =917504)
> plus i have additional fifo and single port Ram of sizes 8192 , and
> 1500 bits
>
> The problem is though there is adequate RAM available , I am not able
> to fit in all the memory; only 48% of the RAM is used.
>
> The fitter resourse summary says more M-Ram blocks are required but
> most of M4K and M512 blokcs are not used. ie 40/224 M512 blocks are
> used, 2/138 M4K blocks and 2-MRam blocks...
>
> I am fairly new to FPGAs and stuff so i would appreciate all help.
>
> thanks and regards.


See if http://www.altera.com/literature/ug/...artitioner.pdf
fits your needs, it allows you to have multiple fifo's in one MRAM

Moti

Reply With Quote
  #3 (permalink)  
Old 05-28-2007, 06:32 PM
Guest
 
Posts: n/a
Default Re: M-RAM allocation in Stratix EPS125B672C6

On May 23, 12:07 am, [email protected] wrote:
> Hi ,
>
> I am using Altera Quartus II version 4.0 . The EPS125 device has
> 138 M4K blocks
> 224 M512 blocks
> 2 number of 512K Mram blocks
>
> has a total of 1,944,576 bits.
>
> (http://www.altera.com/products/devic.../features/stx-
> trimatrix.html )
>
> the problem i am facing is i am trying to fit in 4 buffer data blocks
> each of size 16384*14 bits
> (total 229376*4 =917504)
> plus i have additional fifo and single port Ram of sizes 8192 , and
> 1500 bits
>
> The problem is though there is adequate RAM available , I am not able
> to fit in all the memory; only 48% of the RAM is used.
>
> The fitter resourse summary says more M-Ram blocks are required but
> most of M4K and M512 blokcs are not used. ie 40/224 M512 blocks are
> used, 2/138 M4K blocks and 2-MRam blocks...
>
> I am fairly new to FPGAs and stuff so i would appreciate all help.
>
> thanks and regards.


Hi,

It does appear you have enough RAM in the device. You should put 2 of
your buffer data blocks in M-RAMs (one M-RAM for each), and two more
in M4K RAMs (56 M4Ks for each). The remaining RAMs look to be small
and appear to be fitting fine.

You have two options to make this happen.

1. In the altsyncram megafunction, choose the type of the memory
block to be M4K for two of the buffers. The other two should use a
different altsyncram instantitation that either leaves RAM type set to
Auto, or chooses M-RAM.

2. Upgrade to a more recent version of Quartus II. I believe that
the latest versions of Quartus II will automatically figure out that
you don't have enough M-RAMs to implement all four of these data
buffers, and will move two of them to use M4Ks, when you leave the RAM
type set to Auto (the default).

Hope this helps.

Vaughn Betz
Altera

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
V4 vs. Stratix-II... Joseph H Allen FPGA 27 05-17-2005 10:15 PM
dynamic memory allocation NIOS J-Wing FPGA 1 01-05-2004 10:49 PM
Stratix & PLL Krzysztof Szczepanski FPGA 1 11-15-2003 09:27 PM


All times are GMT +1. The time now is 06:33 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved