FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-10-2003, 08:00 PM
Eduard Nikke
Guest
 
Posts: n/a
Default LVDS in cyclone

Hi,

Can someone help me with this issue.

I am looking to build a serialer in a FPGA.
Base frequence is 72MHz - 7 bits serialiser - so I need a LVDS frequence of
504MBps.

I thought this wat not possible in a Cyclone device but just reads the app.
note and it seems to be possible.

I have only some strong concerns because there is no timing budget and the
IOB are not DDR IOB blocks.

Does any one has experience with this app. note ?

Thanks,

Eduard


Reply With Quote
  #2 (permalink)  
Old 09-18-2003, 08:29 PM
Vaughn Betz
Guest
 
Posts: n/a
Default Re: LVDS in cyclone

"Eduard Nikke" <[email protected]> wrote in message news:<[email protected]>...
> Hi,
>
> Can someone help me with this issue.
>
> I am looking to build a serialer in a FPGA.
> Base frequence is 72MHz - 7 bits serialiser - so I need a LVDS frequence of
> 504MBps.
>
> I thought this wat not possible in a Cyclone device but just reads the app.
> note and it seems to be possible.
>
> I have only some strong concerns because there is no timing budget and the
> IOB are not DDR IOB blocks.
>
> Does any one has experience with this app. note ?
>
> Thanks,
>
> Eduard


Hi Eduard,

I believe you are referring to app note:
http://www.altera.com/literature/hb/cyc/cyc_c51009.pdf

What it says is correct -- Cyclone can do 640 Mb/s LVDS. More
specifically, the -6 and -7 speed grades are characterized
(guaranteed) to do 640 Mb/s LVDS, while the -8 (slowest) is only
currently characterized for up to 550 Mb/s LVDS.

Regards,

Vaughn
Altera
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
LVDS Eduard Nikke FPGA 0 09-10-2003 07:50 PM
Re: Spartan-IIE LVDS? Peter Alfke FPGA 3 08-08-2003 04:48 PM


All times are GMT +1. The time now is 08:10 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved