FPGA Groups

FPGA Groups (http://www.fpgacentral.com/group/index.php)
-   FPGA (http://www.fpgacentral.com/group/forumdisplay.php?f=14)
-   -   LVDS in cyclone (http://www.fpgacentral.com/group/showthread.php?t=50211)

Eduard Nikke 09-10-2003 08:00 PM

LVDS in cyclone
 
Hi,

Can someone help me with this issue.

I am looking to build a serialer in a FPGA.
Base frequence is 72MHz - 7 bits serialiser - so I need a LVDS frequence of
504MBps.

I thought this wat not possible in a Cyclone device but just reads the app.
note and it seems to be possible.

I have only some strong concerns because there is no timing budget and the
IOB are not DDR IOB blocks.

Does any one has experience with this app. note ?

Thanks,

Eduard



Vaughn Betz 09-18-2003 08:29 PM

Re: LVDS in cyclone
 
"Eduard Nikke" <[email protected]> wrote in message news:<[email protected]>...
> Hi,
>
> Can someone help me with this issue.
>
> I am looking to build a serialer in a FPGA.
> Base frequence is 72MHz - 7 bits serialiser - so I need a LVDS frequence of
> 504MBps.
>
> I thought this wat not possible in a Cyclone device but just reads the app.
> note and it seems to be possible.
>
> I have only some strong concerns because there is no timing budget and the
> IOB are not DDR IOB blocks.
>
> Does any one has experience with this app. note ?
>
> Thanks,
>
> Eduard


Hi Eduard,

I believe you are referring to app note:
http://www.altera.com/literature/hb/cyc/cyc_c51009.pdf

What it says is correct -- Cyclone can do 640 Mb/s LVDS. More
specifically, the -6 and -7 speed grades are characterized
(guaranteed) to do 640 Mb/s LVDS, while the -8 (slowest) is only
currently characterized for up to 550 Mb/s LVDS.

Regards,

Vaughn
Altera


All times are GMT +1. The time now is 02:58 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved