FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-25-2006, 02:51 PM
Roberto
Guest
 
Posts: n/a
Default Loop Optimization

Hi all!
I' using Handel-C to target hardware (a board with spartan IIE)
and i'd like to optimize this following macro (where cartelle[i][j][k] is a
ram unsigned 7 cartelle[6][3][5]) and posizioni is a ram unsigned 8
posizioni[90]).
Have you any idea?
Thanks!
--------
static macro proc Fill_position()
{
unsigned 7 n;

while(i!=6)
{
j=0;
while(j!=3)
{
k=0;
while(k!=5)
{
n = cartelle[i][j][k]-1;
par{
posizioni[n][email protected]@k;
k++;
}
}

j++;

}

i++;
}

}


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
optimization problem snehashis Verilog 6 03-04-2005 03:41 PM
mapper optimization Brannon King FPGA 1 01-17-2004 05:34 PM
mapper optimization Brannon King FPGA 3 01-17-2004 12:59 AM


All times are GMT +1. The time now is 08:34 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved