Loop Optimization
Hi all!
I' using Handel-C to target hardware (a board with spartan IIE) and i'd like to optimize this following macro (where cartelle[i][j][k] is a ram unsigned 7 cartelle[6][3][5]) and posizioni is a ram unsigned 8 posizioni[90]). Have you any idea? Thanks! -------- static macro proc Fill_position() { unsigned 7 n; while(i!=6) { j=0; while(j!=3) { k=0; while(k!=5) { n = cartelle[i][j][k]-1; par{ posizioni[n]=i@j@k; k++; } } j++; } i++; } } |
All times are GMT +1. The time now is 11:33 AM. |
Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved