FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-22-2010, 12:45 AM
Derek Simmons
Guest
 
Posts: n/a
Default Looking for Ultimate RISC/MISC that runs LINUX Website

I realize what I'm looking for might not be out there anymore but I'm
trying to give it my best shot.

A couple of years ago I came across a website that somebody put up
describing an ultimate RISC or MISC processor they were developing.
One of their goals was to be able to run LINUX on it. Was having a
conversation with of friend of mine that made me think of this and I
wondered if they ever achieved their goal.

I think his processor had 16 different instructions and they had
implemented it using an FPGA.

Does this sound familair to anybody?

Thanks,
Derek
Reply With Quote
  #2 (permalink)  
Old 02-22-2010, 05:29 AM
-jg
Guest
 
Posts: n/a
Default Re: Looking for Ultimate RISC/MISC that runs LINUX Website

On Feb 22, 1:45*pm, Derek Simmons <[email protected]> wrote:
> I realize what I'm looking for might not be out there anymore but I'm
> trying to give it my best shot.
>
> A couple of years ago I came across a website that somebody put up
> describing an ultimate RISC or MISC processor they were developing.
> One of their goals was to be able to run LINUX on it. Was having a
> conversation with of friend of mine that made me think of this and I
> wondered if they ever achieved their goal.
>
> I think his processor had 16 different instructions and they had
> implemented it using an FPGA.
>
> Does this sound familair to anybody?


It sounds a little mangled to me ?
~16 instruction cores have been discussed, but they are at the
educational end of the spectrum, rather than Linux capable.

Antti may be along shortly to add more

-jg
Reply With Quote
  #3 (permalink)  
Old 02-23-2010, 12:19 AM
jacko
Guest
 
Posts: n/a
Default Re: Looking for Ultimate RISC/MISC that runs LINUX Website

On 22 Feb, 00:45, Derek Simmons <[email protected]> wrote:
> I realize what I'm looking for might not be out there anymore but I'm
> trying to give it my best shot.
>
> A couple of years ago I came across a website that somebody put up
> describing an ultimate RISC or MISC processor they were developing.
> One of their goals was to be able to run LINUX on it. Was having a
> conversation with of friend of mine that made me think of this and I
> wondered if they ever achieved their goal.
>
> I think his processor had 16 different instructions and they had
> implemented it using an FPGA.
>
> Does this sound familair to anybody?
>
> Thanks,
> Derek


Can't think of it, the linux thing. Doing processor design myself, but
not interested in booting linux as a primary goal. Getting a boot
loader written to load flash into the 128K memory is my goal. Then
filling the boot sectors of the flash. I think after a little bit of
thought, I will get the on chip flash to be twice as effective almost,
by not using the MSB of the 16 bit word. But that's another day.

cheers jacko

http://nibz.nibzx.co.uk
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
PAR runs successfully, simulation fails thepiper FPGA 2 07-28-2009 07:46 PM
Paladin 4933 Ultimate Premise Service Tool Kit with Ultimate Tool Bag [email protected] VHDL 0 05-22-2009 12:32 PM
ISE 10.1 XST runs in background? emeb FPGA 1 03-28-2008 05:33 PM
PLI tab file and misc option [email protected] Verilog 1 06-21-2007 03:35 PM
MISC CPU Design jacko VHDL 1 08-25-2006 08:56 AM


All times are GMT +1. The time now is 11:37 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved