FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-13-2009, 02:19 AM
Manny
Guest
 
Posts: n/a
Default Lockable shared memory co-simulation

Hi,

I'm trying to script a hardware co-sim design in Matlab (m-code). I'm
using locable shared memories throughout for reading and writing. My
co-sim wrapper reads a frame, feeds it to a wishbone-compliant core,
and write back results.

The API examples included in SysGen don't use locable memories. It is
not clear also what should the cosim sequence be in this case and what
functions to use. The LocableSharedMemory class documentation towards
the end of SysGen reference guide describes the mex interface but not
the Matlab one. I'm a bit confused and not exactly sure about the
locable case. For instance, the m-code Shmem class has a method
_release()_ in addition to the default constructor. The mex class, on
the other hand, has _acquireLock()_ and releaseLock()_ which I'd
initially thought to be the way for sequencing the operation.

I would be most grateful for any input on this,

-M
Reply With Quote
  #2 (permalink)  
Old 05-16-2009, 12:32 AM
Manny
Guest
 
Posts: n/a
Default Re: Lockable shared memory co-simulation

OK. This has now been resolved for me.

To my understanding, SysGen doesn't include a mex interface for the c+
+ API of LockableSharedMemory class. I was about to start writing my
own when it occurred to me that I shouldn't. So I opted to redesign
everything using unprotected shared memories and implement my own
MUTEX using To/From Register objects. I poll on these at both sides
(PC and FPGA) and all seems fine now. I don't know if performance is
being hampered in anyway but all in all this meets my requirements.

-M
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Writing to memory shared with System Generator Klaus Petersen FPGA 0 06-25-2008 12:24 PM
multiprocessor design-shared memory-howto vasile FPGA 0 07-07-2007 08:43 AM
Xilkernel: Using the shared memory API [email protected] FPGA 1 07-25-2006 11:31 AM
Shared Memory Fizzy FPGA 0 05-16-2006 10:52 PM
distributed shared memory in fpga? Jack FPGA 0 02-19-2005 03:58 PM


All times are GMT +1. The time now is 01:23 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved