FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-12-2003, 04:47 PM
Vazquez
Guest
 
Posts: n/a
Default Local nodes are not visible anymore after simulation (Altera Quartus II )

Hello,

I made a simulation by the means of a vwf-file.

If I want to see the simulation results of signals which are neither
inputs nor output what do I have to do?

Is there a difference between registered signals and combinatorical
signals?

Thanks a lot.

Best regards

A.Vazquez
Reply With Quote
  #2 (permalink)  
Old 11-12-2003, 05:48 PM
Christos
Guest
 
Posts: n/a
Default Re: Local nodes are not visible anymore after simulation (Altera Quartus II )

Hi,

Subroto Datta has already answered this to me, not so long ago. (Date:
2003-10-09)
Search google groups for 'Quartus II simulation question'
Very clear answer.

Hope it helps,
Christos

Quartus II simulation question
"Vazquez" <[email protected]> wrote in message
news:[email protected] om...
> Hello,
>
> I made a simulation by the means of a vwf-file.
>
> If I want to see the simulation results of signals which are neither
> inputs nor output what do I have to do?
>
> Is there a difference between registered signals and combinatorical
> signals?
>
> Thanks a lot.
>
> Best regards
>
> A.Vazquez



Reply With Quote
  #3 (permalink)  
Old 11-14-2003, 03:33 PM
ALuPin
Guest
 
Posts: n/a
Default Re: Local nodes are not visible anymore after simulation (Altera Quartus II )

Hi,

I made the following declaration in my toplevel-file:

attribute preserve_signal : boolean;
attribute preserve_signal of l_data_to_send : signal is true;
attribute opt : string;
attribute opt of l_data_to_send : signal is "keep";

This is the VHDL declaration to preserve nodes when performing the
synthesis.
But when starting the simulation I get the error message:
"Ignored node in vector source file. Can't find corresponding
node name l_data_to_send in design.

What does go wrong?

Thanks a lot.

Best regards
Andres Vazquez


"Christos" <[email protected]> wrote in message news:<[email protected]>...
> Hi,
>
> Subroto Datta has already answered this to me, not so long ago. (Date:
> 2003-10-09)
> Search google groups for 'Quartus II simulation question'
> Very clear answer.
>
> Hope it helps,
> Christos
>
> Quartus II simulation question
> "Vazquez" <[email protected]> wrote in message
> news:[email protected] om...
> > Hello,
> >
> > I made a simulation by the means of a vwf-file.
> >
> > If I want to see the simulation results of signals which are neither
> > inputs nor output what do I have to do?
> >
> > Is there a difference between registered signals and combinatorical
> > signals?
> >
> > Thanks a lot.
> >
> > Best regards
> >
> > A.Vazquez

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Quartus II v4.1 for PCs (-) Altera - new ! te2 Verilog 0 08-20-2004 11:04 PM
Reusing code (Altera Quartus II 3.0) Panic FPGA 2 10-05-2003 07:51 PM


All times are GMT +1. The time now is 12:36 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved