FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-05-2007, 09:40 AM
Bathala
Guest
 
Posts: n/a
Default linking error using mb-g++

Specification
EDK version:8.2i
FPGA Board: Virtex II Pro


My source code requires g++ compiler. However, when trying to use g++
to compile a very simple code on EDK 8.2i, the following error
appears.

/microblaze_a0/lib//libxil.a(xilfatfs_wd.o): In function
`make_root_directory':
/cygdrive/c/............/microblaze_a0/libsrc/xilfatfs_v1_00_a/src/src/
xilfatfs_wd.c(.text+0x238): undefined reference to
`get_partition_info'
collect2: ld returned 1 exit status

This linker error does not occur when using gcc compiler, but my
source code requires g++ compilation. Has anyone encountered this
problem before?

Maybe its possible the xilfatfs_fat.c file is written for gcc compiler
only.....

Priyantha De Silva

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
linking two fpga boards alterauser FPGA 4 12-12-2006 10:36 AM
pli linking in verilog using modelsim kunal Verilog 4 07-08-2006 12:39 PM
Linking FPGAs with RocketIOs Sean Durkin FPGA 7 12-15-2004 01:50 PM
linking pli with NC Monika Talwar Verilog 4 10-05-2004 07:11 PM
linking vcs with pli with different pathname Monika Talwar Verilog 1 04-21-2004 09:59 AM


All times are GMT +1. The time now is 02:27 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved