FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-09-2004, 02:12 PM
Bernd Scheuermann
Guest
 
Posts: n/a
Default Job offer: "Optimization on reconfigurable architectures"


The Institute AIFB at the University of Karlsruhe, Germany, invites
applications for a full time research position as part of the DFG
research project "Optimization on reconfigurable architectures".

Applicants must have a diploma/master in computer science, electrical
engineering or a related field. Payment will be according to BAT IIa.
Experience in soft computing (evolutionary algorithms / ant colony
optimization) and/or reconfigurable architectures (FPGA / rmesh) is
a plus.

More information about the position can be found at (in German)
http://www.aifb.uni-karlsruhe.de/~be...at/DFG-optrek-
suche.html

Please send your application to
Bernd Scheuermann
Institut AIFB
Universität Karlsruhe (TH)
D-76128 Karlsruhe, Germany

or e-mail: [email protected]

Please include in your application:
- Resumé
- CV
- references (scanned or photocopy)
- certificates (scanned or photocopy)

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
how to represent "inout" data type in testbenches in "verilog" linuxczar Verilog 2 03-21-2007 06:28 PM
Why do we need "check" "call" "misc" in PLI? Lee Verilog 1 05-17-2004 03:42 PM
"clean" or "unprotected" versions of AHDL2X, SYNTHX from Xilinx (ABL2XNF sub tools) Bill Smith FPGA 0 11-10-2003 11:17 PM


All times are GMT +1. The time now is 09:17 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved