FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
Jitter Management

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

11-30-2008, 06:40 PM

Guest

Posts: n/a

Jitter Management

Hello,

I am a newbie and I would like some guidance. I am using Actel AGL060.
What is the typical jitter for logic done in the AGL060? What design
issues influence that jitter? What design rules to follow to minimize
jitter? What jitter can be expected in a 74AC counter for example? How
can we generate predictable jitter levels of 1, 5, 10, 15 and 20 psec
in the AGL060, assuming those are all possible? How can I use a AGL060
to improve our jitter measurement level. How do we use an external
delay to improve jitter measurement?

Your comments are appreciated.

Bookmarks

« FS-ML403 Xilinx Embedded Development Kit with Virtex-4 FX12 | How to evaluate program efficiency/functionality »

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
MANAGEMENT SOFTWARE	AISHWARYA	FPGA	0	06-11-2008 06:24 AM
Xilinx ISE ucf management	Brad Smallridge	FPGA	4	11-13-2006 07:45 PM
PPC Memory Management	munch	FPGA	1	01-27-2006 05:21 PM
Re: clock management on SPARTAN2	Uwe Bonnes	FPGA	3	07-09-2003 10:35 PM

All times are GMT +1. The time now is 12:19 PM.