FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-07-2003, 05:08 AM
Qiang He
Guest
 
Posts: n/a
Default ispLSI-2064 -- how to decompile jedec file to ldf file?

Dear all:

I 've a .jed file of ispLSI-2064 for an old project, but the source .ldf
file is lost. Now we have to modify the inside logic of the chip, how to
decompile the jedec file back into a ldf file?

TIA
(Replace "nospam" with "obase" to send me email)


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
How to create main file using two different verilog file.. Verilog_Maan Verilog 1 10-26-2007 01:03 PM
Verilog 2001 File I/O: read large file? Davy Verilog 15 04-07-2006 04:03 AM
Viewing Dump File(.vcd file) pgh Verilog 2 10-27-2004 09:59 AM


All times are GMT +1. The time now is 02:55 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved