FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-27-2005, 04:24 PM
Strelnikov
Guest
 
Posts: n/a
Default isplever and GAL

Hi everybody,

I bought the isplever 5.0 to develope a project with a lattice cpld, serie
ispmach. I used the schematic approach, and after some attempts, everything
went well, and I got my cpld programmed and working. Now I need to put down
a simple logic with a GAL16V8, using the schematic, but despite everybody
says the ISPlever environment is simple and user-friendly, with some shame I
must admit I could not get my project done. Apparently I don't find a way to
assign the pin number of the real device at each point of my simple
combinatory net. I previously only used the programmable logic design tool
of my old Orcad4 under Dos, where I just wrote the pin assignments using
simple text, in the schematic page, each row starting with a pipe. That
approach doesn't work with the schematic editor in ISPlever, and I am not
able to find a tutorial or some hint in the ISPlever Help.

Any suggestion?

Bye
Strelnikov





Come da oggetto: qualcuno ha pratica del pacchetto lattice isplever per
progettare gal? Sono riuscito a utilizzarlo per le cpld senza troppi
problemi, e adesso mi sto bloccando su una 16v8 probabilmente per qualche
problema stupido... non ci sono tutorial per le gal e l'help assolutamente
laconico a riguardo...


Reply With Quote
  #2 (permalink)  
Old 07-27-2005, 05:10 PM
Teo
Guest
 
Posts: n/a
Default Re: isplever and GAL

I think it would be easiest to use Abel for a Gal device. You can find
examples undert c:/ispTools/examples/spld/gal

Alternatively you could also just use a 32 m/c device like a 4032v and
do a schematic. Cost would likely be just a little more.

Teo

Reply With Quote
  #3 (permalink)  
Old 07-27-2005, 09:56 PM
Jim Granville
Guest
 
Posts: n/a
Default Re: isplever and GAL

Teo wrote:

> I think it would be easiest to use Abel for a Gal device. You can find
> examples undert c:/ispTools/examples/spld/gal
>
> Alternatively you could also just use a 32 m/c device like a 4032v and
> do a schematic. Cost would likely be just a little more.
>
> Teo


Do you know if the ABEL flows also work on the new MachXO ?
-jg


Reply With Quote
  #4 (permalink)  
Old 07-27-2005, 10:44 PM
Antti Lukats
Guest
 
Posts: n/a
Default Re: isplever and GAL

"Jim Granville" <[email protected]ntools.co.nz> schrieb im Newsbeitrag
news:[email protected]
> Teo wrote:
>
> > I think it would be easiest to use Abel for a Gal device. You can find
> > examples undert c:/ispTools/examples/spld/gal
> >
> > Alternatively you could also just use a 32 m/c device like a 4032v and
> > do a schematic. Cost would likely be just a little more.
> >
> > Teo

>
> Do you know if the ABEL flows also work on the new MachXO ?
> -jg
>
>

Hi jg,

to my understanding, NO !
just for you I created a test project in ispLEVER SP1 with Sch/Abel as
toplevel and machXO can not be selected as target.
when sch/VHDL is toplevel then I can select machXO OK, so I assume the abel
flow is not supported for XO unless there is hidden backdoor to enable it.

Antti


Reply With Quote
  #5 (permalink)  
Old 07-28-2005, 08:31 AM
Strelnikov
Guest
 
Posts: n/a
Default Re: isplever and GAL

My questin is:
should I be able to write down some lines in abel, or can I use just the
schematic and assign the pins somehow, like I was used to do with the pld
tool under Orcad4?

bye
Strelnikov

"Teo" <[email protected]> ha scritto nel messaggio
news:[email protected] oups.com...
>I think it would be easiest to use Abel for a Gal device. You can find
> examples undert c:/ispTools/examples/spld/gal
>
> Alternatively you could also just use a 32 m/c device like a 4032v and
> do a schematic. Cost would likely be just a little more.
>
> Teo
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
xp3/xp6 in ispLever Jedi FPGA 1 07-05-2005 11:33 PM
Lattice ispLEVER Fred FPGA 2 03-16-2005 07:48 PM
Input registers in ispLEVER ALuPin FPGA 1 01-31-2005 06:19 AM


All times are GMT +1. The time now is 12:55 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved