FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-06-2003, 06:06 AM
Rajeshwary
Guest
 
Posts: n/a
Default ISE : Synthesis process hangs

We are trying to implement a decoder design on a Spartan II(2s200), and when I run the Synthesize process, the message window shows that all verilog modules are being compiled, however the process seems to take forever when it is trying the compile the unisim_comp.v file which is provided by ISE.

Can anybody guess what the problem could be and/or the possible solution.

Thanks in advance
Reply With Quote
  #2 (permalink)  
Old 11-06-2003, 06:47 PM
Symon
Guest
 
Posts: n/a
Default Re: Synthesis process hangs

Hi Rajeshwary,
The uniSIM library is for simulation. It has verilog models of all the
primitives that, in your case, comprise a Spartan II, so that your simulator
knows what each primitive does. You don't want or need to synthesise this,
so don't include it in your compile list.
HTH, Syms.


<Rajeshwary> wrote in message news:[email protected]
We are trying to implement a decoder design on a Spartan II(2s200), and when
I run the Synthesize process, the message window shows that all verilog
modules are being compiled, however the process seems to take forever when
it is trying the compile the unisim_comp.v file which is provided by ISE.
Can anybody guess what the problem could be and/or the possible solution.
Thanks in advance


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Map process failed sundar Verilog 2 08-19-2004 02:08 PM


All times are GMT +1. The time now is 01:23 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved