FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-20-2005, 08:58 AM
Raymond
Guest
 
Posts: n/a
Default ISE project with a Microblaze submodule: timing constrains warning

I have an ISE project where I have a Microblaze submodule, containing 2
CPUs. When I try to make timing constrains a warning popps up:

<<You have more than one instance of the EDK module MyBlaze. This will
not implement correctly. >>

This is not true. I have only one instance of my dual processorcore.

Is it safe to ignore this warning?

What can I do to prevent this warning?

Raymond

Reply With Quote
  #2 (permalink)  
Old 12-22-2005, 02:47 PM
Steve
Guest
 
Posts: n/a
Default Re: ISE project with a Microblaze submodule: timing constrains warning

I had the same message. It never caused any problems and I continued
for weeks that way. I corrected it by creating a new project and
moving all my code into it. Message went away.

Steve

On 19 Dec 2005 23:58:32 -0800, "Raymond" <[email protected]> wrote:

>I have an ISE project where I have a Microblaze submodule, containing 2
>CPUs. When I try to make timing constrains a warning popps up:
>
><<You have more than one instance of the EDK module MyBlaze. This will
>not implement correctly. >>
>
>This is not true. I have only one instance of my dual processorcore.
>
>Is it safe to ignore this warning?
>
>What can I do to prevent this warning?
>
>Raymond


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Microblaze FSL interface timing diagram Philipp Grabher FPGA 1 05-01-2005 06:25 PM
Passing OPB signals through submodule jralston FPGA 3 01-21-2005 12:23 AM
area constrains in UCF (or PACE) Yttrium FPGA 2 03-02-2004 04:52 PM
microblaze as submodule Frank FPGA 3 11-18-2003 02:24 PM


All times are GMT +1. The time now is 09:13 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved