FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-25-2006, 05:32 PM
Marco
Guest
 
Posts: n/a
Default ISE .ant file

Hi,
what is this .ant file?
I'm working with ISE 7.1, I added a test bench waveform to my project
and then I choose "Generate expected simulation results" and I received
back the error:

Compiling vhdl file "//Server/FPGA/VHDL/prova_simulazione/test.ant" in
Library work.
ERROR:HDLParsers:3264 - Can't read file
"//Server/FPGA/VHDL/prova_simulazione/test.ant": No such file or
directory
Parsing "test_gen.prj": 0.05
ERROR: Fuse failed

I then made another project with just one input mirrored to the output
to see if I get that same issue and I get it! What is this?
Something got broken with ISE files?

Thanks,
Marco

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Verilog 2001 File I/O: read large file? Davy Verilog 15 04-07-2006 04:03 AM
How to get *.mcs file containing both *.bit and *.elf file, to port linux on my memec virtex-ii board. beomseok,lee FPGA 2 06-04-2005 04:33 PM
is there a way to convert ALTERA MAXPLUS GDF file to LATTICE file? Wenhui Pan FPGA 0 09-14-2004 09:14 AM
ispLSI-2064 -- how to decompile jedec file to ldf file? Qiang He FPGA 0 11-07-2003 05:08 AM


All times are GMT +1. The time now is 12:08 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved