FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-25-2007, 06:54 PM
Udo
Guest
 
Posts: n/a
Default ISE 9.1 and ModelSim XE III/Starter 6.2c: Distributed memory behaviorial simulation

Hello,

my design consits of a Softcore, a ROM and a RAM. For the RAM I'm
using a Distributed Memory (v7.1)
due to its size of only 256 * 8 bit. But I can't find that RAM in the
ModelSim Workspace/Memories tabsheet.
The ROM is there. Is the reason that the ROM is a block memory, that
would mean a distributed memory isn't
recognized as memory in ModelSim?


Thanks for any hint
Udo

Reply With Quote
  #2 (permalink)  
Old 05-25-2007, 10:59 PM
HT-Lab
Guest
 
Posts: n/a
Default Re: ISE 9.1 and ModelSim XE III/Starter 6.2c: Distributed memory behaviorial simulation


"Udo" <[email protected]> wrote in message
news:[email protected] oups.com...
> Hello,
>
> my design consits of a Softcore, a ROM and a RAM. For the RAM I'm
> using a Distributed Memory (v7.1)
> due to its size of only 256 * 8 bit. But I can't find that RAM in the
> ModelSim Workspace/Memories tabsheet.
> The ROM is there. Is the reason that the ROM is a block memory, that
> would mean a distributed memory isn't
> recognized as memory in ModelSim?
>


As far as I know only generic memory models are recognised, it can't
recognise any primitive models. Have a look in the examples/tutorial
directory for any examples.

Hans
www.ht-lab.com



>
> Thanks for any hint
> Udo
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
does ModelSim XE III/Starter 6.2g has systemverilog support? [email protected] Verilog 3 10-11-2007 11:10 PM
memory interface for DDR/DDR2 with xilinx spartan 3E/3A starter kits [email protected] FPGA 0 04-27-2007 12:11 AM
How to get correct initial values from Xilinx Vertex II single port distributed ram with ModelSim Weng Tianxiang FPGA 4 01-16-2007 12:28 AM
distributed shared memory in fpga? Jack FPGA 0 02-19-2005 03:58 PM
HDL Behaviorial Model for an LCD Controller k flash FPGA 1 09-25-2004 01:55 PM


All times are GMT +1. The time now is 01:57 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved