FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-11-2006, 12:58 PM
Marko S
Guest
 
Posts: n/a
Default ISE 8.1 error, help. Or where is the path?

I get this error when synthesising:

ERROR:HDLParsers:3338 -
"H:\Projektmapp\DENEX_LCS90_R2_V2\VHDL\TEST\fisa_v hdl.prj" Line 1. Bad file
name in project file:

And i found a solution at XILINX:

Problem Description:

Keywords: XST, HDL, Parser

During synthesis, the following error occurs:

"ERROR:HDLParsers:3338 - "<...>" Line 1. Bad file name in project file: Env
Variable <...> not defined."



Solution 1:
The reason is that the project path contains a "$" character, which is read
as an environment variable.

To work around this error, remove the "$" character from the path name.

This issue will be fixed in ISE 8.2i.



But where do i find this path??


Reply With Quote
  #2 (permalink)  
Old 05-11-2006, 01:20 PM
Aurelian Lazarut
Guest
 
Posts: n/a
Default Re: ISE 8.1 error, help. Or where is the path?

take a look in the file
H:\Projektmapp\DENEX_LCS90_R2_V2\VHDL\TEST\fisa_vh dl.prj
on line number 1
that line very likely has a $ sign in the path/filename
Aurash

Marko S wrote:
> I get this error when synthesising:
>
> ERROR:HDLParsers:3338 -
> "H:\Projektmapp\DENEX_LCS90_R2_V2\VHDL\TEST\fisa_v hdl.prj" Line 1. Bad file
> name in project file:
>
> And i found a solution at XILINX:
>
> Problem Description:
>
> Keywords: XST, HDL, Parser
>
> During synthesis, the following error occurs:
>
> "ERROR:HDLParsers:3338 - "<...>" Line 1. Bad file name in project file: Env
> Variable <...> not defined."
>
>
>
> Solution 1:
> The reason is that the project path contains a "$" character, which is read
> as an environment variable.
>
> To work around this error, remove the "$" character from the path name.
>
> This issue will be fixed in ISE 8.2i.
>
>
>
> But where do i find this path??
>
>

Reply With Quote
  #3 (permalink)  
Old 05-11-2006, 01:34 PM
Marko S
Guest
 
Posts: n/a
Default Re: ISE 8.1 error, help. Or where is the path?

Thanks :-) I found it myself also.

"Aurelian Lazarut" <[email protected]> wrote in message
news:[email protected]
> take a look in the file
> H:\Projektmapp\DENEX_LCS90_R2_V2\VHDL\TEST\fisa_vh dl.prj
> on line number 1
> that line very likely has a $ sign in the path/filename
> Aurash
>
> Marko S wrote:
>> I get this error when synthesising:
>>
>> ERROR:HDLParsers:3338 -
>> "H:\Projektmapp\DENEX_LCS90_R2_V2\VHDL\TEST\fisa_v hdl.prj" Line 1. Bad
>> file
>> name in project file:
>>
>> And i found a solution at XILINX:
>>
>> Problem Description:
>>
>> Keywords: XST, HDL, Parser
>>
>> During synthesis, the following error occurs:
>>
>> "ERROR:HDLParsers:3338 - "<...>" Line 1. Bad file name in project file:
>> Env
>> Variable <...> not defined."
>>
>>
>>
>> Solution 1:
>> The reason is that the project path contains a "$" character, which is
>> read
>> as an environment variable.
>>
>> To work around this error, remove the "$" character from the path name.
>>
>> This issue will be fixed in ISE 8.2i.
>>
>>
>>
>> But where do i find this path??
>>


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
help:clock path in Astro yyqonline Verilog 5 09-21-2006 05:54 PM
How can I printout the *path* of the instance Shahriar Verilog 1 05-23-2004 04:54 AM
Synopsys search path cfk FPGA 0 08-08-2003 10:39 PM
Re: trouble with path delays Marcin Verilog 0 06-24-2003 07:41 AM


All times are GMT +1. The time now is 01:48 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved