FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-19-2005, 07:09 PM
Posts: n/a
Default ISE 7.1i incremental synthesis

I'm trying to get incremental synthesis working with the Xilinx tools,
ISE 7.1i. I applied the most recent service pack, 7_1_04i_lin.zip
which was supposed to fix a fatal bug with this feature. However, I
still cannot get it to work. Has anyone had any luck with this?

My .xst file contains these options (along with many others):
-enable_auto_floorplanning incremental_design
-uc project.xcf

My project.xcf file contains one line:
MODEL "top" incremental_synthesis=yes

XST reports the following error:
Reading constraint file project.xcf.
ERROR:Parsers:53 - Error found while parsing the end of the constraints
file. Check the last entry in the constraint file for valid syntax.
ERROR:Xst:1338 - XCF parsing failed.

The Xilinx docs seems to indicate this should work...

Strangely, even after the service pack, xst still reports the following
version. Perhaps the sp4 didn't upgrade it correctly??
bash-2.05b$ /opt/xilinx/bin/lin/xst --version
Release 7.1.02i - xst H.42


Reply With Quote
  #2 (permalink)  
Old 09-22-2005, 02:08 AM
Posts: n/a
Default Re: ISE 7.1i incremental synthesis


Make sure that you have your XILINX and PATH environment variables
pointing to the correct location.

Regarding the XST error, is it possible that there is no linefeed after
the one line in your .xcf file? I have seen cases where, without the
linefeed after the last line, it is not interpreted correctly.


Reply With Quote
  #3 (permalink)  
Old 09-23-2005, 09:10 PM
Posts: n/a
Default Re: ISE 7.1i incremental synthesis

Thanks. Your comment forced me to closely examine my XCF file. It
turned out to be pilot error - I was missing a semicolon at the end of
line. Doh!

Now it's working.


Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Quartus II 4.2 Incremental Systhesis Paul Solomon FPGA 2 08-05-2005 08:26 PM
Incremental Compilation in Quartus 4.2 [email protected] FPGA 2 06-02-2005 05:25 AM
Incremental Comilation in Quartus 4.2 [email protected] FPGA 0 05-27-2005 09:59 PM
ISE Toolflow : hardmacro, incremental or modular Daniel FPGA 14 01-09-2005 04:34 PM
Secret to SignalTapII Incremental Build?.... Kenneth Land FPGA 3 08-24-2004 02:31 AM

All times are GMT +1. The time now is 01:14 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved