FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-12-2006, 08:23 PM
Hari Kannan
Guest
 
Posts: n/a
Default ISE 7.1 synthesis problems

Hi all,

I'm trying to synthesize a design using ISE 7.1 and am getting segmentation
faults. The .srp file only gives me the foll message:

make: *** [leon3mp.ngc] Segmentation fault

How do I debug this? Has anybody encountered segmentation faults before?
There isn't anything else in the warnings etc that could indicate a seg
fault being imminent.

Thanks!


Reply With Quote
  #2 (permalink)  
Old 05-12-2006, 09:16 PM
unfrostedpoptart
Guest
 
Posts: n/a
Default Re: ISE 7.1 synthesis problems

> I'm trying to synthesize a design using ISE 7.1 and am getting segmentation
> faults. The .srp file only gives me the foll message:
>
> make: *** [leon3mp.ngc] Segmentation fault
>
> How do I debug this? Has anybody encountered segmentation faults before?
> There isn't anything else in the warnings etc that could indicate a seg
> fault being imminent.


Windows? Unix? Linux? What service packs installed? Any reason you
can't move up to 8.1? Did you search the Xilinx website for this
error?

David

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Linux, ISE 7.1, problems, problems, problems .... Rudolf Usselmann FPGA 3 04-20-2005 01:40 AM
PAL problems (again) The Eighth Doctor FPGA 7 04-05-2005 08:26 PM
FPGA synthesis problems [email protected] FPGA 1 02-10-2005 02:29 PM
Synthesis problems with while and non-constant terminal point. Andre Bonin FPGA 2 09-17-2004 04:38 PM


All times are GMT +1. The time now is 04:15 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved