FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-12-2006, 08:21 PM
Hari Kannan
Guest
 
Posts: n/a
Default ISE 7.1 segmentation faults

Hi all,

I'm synthesizing a design using Xilinx ISE 7.1 and I get the following error
message:

make: *** [leon3mp.ngc] Segmentation fault

The .srp file doesn't have any other errors listed. Has anybody encountered
segmentation faults before? What were the reasons? And how do I debug/get
ISE to show me where the problem is?

Thanks!


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
xst segmentation fault Matt Blanton FPGA 3 05-04-2006 09:41 AM
Modelsim Segmentation faults James Brennan FPGA 2 12-20-2004 03:43 PM
segmentation fault - code attached Narendran Kumaraguru Nathan Verilog 1 10-04-2004 07:37 PM
Looking for a Verilog or VHDL RAM Model(or FIFO) that models RAM Faults. Robert Posey Verilog 5 12-22-2003 06:13 PM


All times are GMT +1. The time now is 02:38 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved