FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-29-2007, 03:46 AM
Guest
 
Posts: n/a
Default Interfacing Cyclone III to 3.3v LVDS devices

How can i interface the cyclone III with 2.5v LVDS to 3.3v LVDS adc &
dac ?

Thanks
Reply With Quote
  #2 (permalink)  
Old 12-02-2007, 11:06 AM
cms
Guest
 
Posts: n/a
Default Re: Interfacing Cyclone III to 3.3v LVDS devices

On Nov 29, 6:46 am, "[email protected]" <[email protected]> wrote:
> How can i interface the cyclone III with 2.5v LVDS to 3.3v LVDS adc &
> dac ?
>
> Thanks


IMHO directly. I've connected 3.3V Stratix LVDS to 2.5V StratixII LVDS
in both directions.

"The Cyclone III device meets the ANSI/TIA/EIA-644 standard with the
following exceptions:
The maximum voltage output differential (VOD) is increased to 600
mV. The maximum VOD for ANSI specification is 450 mV.
The input voltage range can be reduced to the range of 1.0 V to 1.6
V, 0.5 V to 1.85 V or 0 V to 1.8 V based on different frequency
ranges.
The ANSI/TIA/EIA-644 specification supports an input voltage range of
0V to 2.4V."

See the Cyclone III Device Datasheet: DC and Switching Characteristics
of Cyclone III Devices chapter in volume 2 of the Cyclone III Device
Handbook
for the LVDS I/O standard electrical specifications and check your DAC/
ADC specification for final proof.

Digitally yours,
Michael Tsvetkov

http://www.jpegls.com
Reply With Quote
  #3 (permalink)  
Old 12-03-2007, 10:36 AM
LC
Guest
 
Posts: n/a
Default Re: Interfacing Cyclone III to 3.3v LVDS devices

[email protected] wrote:
> How can i interface the cyclone III with 2.5v LVDS to 3.3v LVDS adc &
> dac ?
>
> Thanks


If you set 3.3v to a i/o block and Quartus does not allow you to
assign LVDS on a pin of that block (w/ an error message when fitting)
tell quartus you have 2.5v (despite you will use 3.3v in your board)
It will pass compilation and will work great.
I had that issue on CycloneII driving clocks to ADCs from Analog
devices, I'll bet will be the same on CyIII.


lc.
Reply With Quote
  #4 (permalink)  
Old 12-03-2007, 12:50 PM
Guest
 
Posts: n/a
Default Re: Interfacing Cyclone III to 3.3v LVDS devices

>> How can i interface the cyclone III with 2.5v LVDS to 3.3v LVDS adc &
>> dac ?

>
>If you set 3.3v to a i/o block and Quartus does not allow you to
>assign LVDS on a pin of that block (w/ an error message when fitting)
>tell quartus you have 2.5v (despite you will use 3.3v in your board)
>It will pass compilation and will work great.
>I had that issue on CycloneII driving clocks to ADCs from Analog
>devices, I'll bet will be the same on CyIII.


For LVDS transmission from 3.3V I/O, if all three matching resistors
(at the transmitting end) are 150 ohm then this gives output levels to
the LVDS specification and presents 100 ohm to the line. The only
disadvantage (compared to 2.5V operation) is an increase in power
dissipation.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Configuration of Cyclone devices Nevo FPGA 0 09-22-2006 07:06 AM
LVDS inputs on Cyclone II nospam FPGA 14 05-05-2006 09:44 PM
LVDS in Cyclone-II John_H FPGA 13 04-10-2006 12:18 PM
LVDS in cyclone Eduard Nikke FPGA 1 09-18-2003 07:29 PM


All times are GMT +1. The time now is 07:42 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved