FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-04-2003, 03:54 PM
Posts: n/a
Default interface with 860

Hi all,

Could any one tell me where I can find a sample VHDL code for interfacing a
Motorola MPC860
(External Bus Operation : Single-Beat Transferts and Burst Transferts) with
a FPGA ?.

Thanks lot in advance


Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Test the APB Interface meenz Verilog 2 04-18-2008 10:41 AM
Interface Sridhar_Gadda Verilog 1 03-01-2005 03:39 AM

All times are GMT +1. The time now is 05:41 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved