FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-19-2006, 09:44 AM
Posts: n/a
Default incremental synthesis xst ise 8.1

We are working on a project with some vhdl entity re-instantiated
several times.
We would like to use incremental synthesis, so we add this xcf file:

MODEL "decimatore" incremental_synthesis = yes;

The problem is that xst seems to perform incremental synthesis on the
first instance of "decimatore" only, ignoring the other ones. Why? We
need different syntax in xcf file?

Thank you.

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Xilinx XST incremental synthesis tooo slow Lauri Ehrenpreis FPGA 0 04-03-2006 08:39 PM
Incremental Compilation in Quartus 5.1? [email protected] FPGA 1 12-21-2005 12:28 PM
ISE 7.1i incremental synthesis [email protected] FPGA 2 09-23-2005 09:10 PM
Incremental Compilation in Quartus 4.2 [email protected] FPGA 2 06-02-2005 05:25 AM
Incremental Comilation in Quartus 4.2 [email protected] FPGA 0 05-27-2005 09:59 PM

All times are GMT +1. The time now is 11:43 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved