FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-14-2005, 09:25 PM
Guest
 
Posts: n/a
Default Incremental Compilation in Quartus 5.1?

Hi, I was wondering if anyone could comment on using Incremental
Compilation in Quartus 5.1? Is there any problems partitioning your
design? I just want to know if it is worth using it?

Thanks,
joe

Reply With Quote
  #2 (permalink)  
Old 12-21-2005, 12:28 PM
Banetele news
Guest
 
Posts: n/a
Default Re: Incremental Compilation in Quartus 5.1?

I have tried this with Quartus 5.0.

This gives you an improvement in compilation time, but the performance
(speed) is lower than when running a full compilation.

I want to use the slowest speed grade, and when my design increased I had to
switch to full compilation to meet my timing constraints.



/Vidar


<[email protected]> wrote in message
news:[email protected] oups.com...
> Hi, I was wondering if anyone could comment on using Incremental
> Compilation in Quartus 5.1? Is there any problems partitioning your
> design? I just want to know if it is worth using it?
>
> Thanks,
> joe
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Quartus II 4.2 Incremental Systhesis Paul Solomon FPGA 2 08-05-2005 08:26 PM
Incremental Compilation in Quartus 4.2 [email protected] FPGA 2 06-02-2005 05:25 AM
Incremental Comilation in Quartus 4.2 [email protected] FPGA 0 05-27-2005 09:59 PM
Custom compilation step in Quartus Gary Pace FPGA 2 03-30-2005 01:54 AM


All times are GMT +1. The time now is 06:06 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved