FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
ignoring SPO output on dual port ram

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

10-19-2003, 02:59 PM

Ben Gerblich

Guest

Posts: n/a

ignoring SPO output on dual port ram

Hi,
I want to get rid of the warnings when not using the SPO port on a dual
port ram(DPR).
Using RAM16X1D's to build a DPR within a Spartan2 using ISE. When
writing to the DPR on the synchronous port I never want to get the data
out of SPO. Is there a way I can remove the warnings "SPO has no load"
by connecting some sort of 'sink' to this port. I have tried pulldowns
but still "no load".
I use the asynchronous port (DPRA and DPO) to read the data out.
Thanks,Ben.

Bookmarks

« xilinx System ACE solution | Picojava FPGA and Development board »

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Inferring dual port two output sram	[email protected]	Verilog	6	08-15-2006 06:38 PM
How do I make dual-port RAM from single port RAM?	Frank @ CN	Verilog	34	03-06-2006 12:33 PM
Making output-port to bi-directional-port!	Vick	Verilog	5	12-15-2004 06:03 AM

All times are GMT +1. The time now is 11:52 AM.