FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-24-2007, 04:03 PM
Kevin
Guest
 
Posts: n/a
Default hwicap for EDK 9.1

Hey guys & gals,

I've been experiencing some difficulty using the opb_hwicap for EDK
9.1. I'm trying to use it for reading/writing BRAM data w/ it's new
32-bit, virtex4 support. Anyway, I cannot seem to be able to get it to
run. I've noticed - first off, that the def "XHI_FAR_BRAM_BLOCK" is set
to 1, which is correct for the V2 but not V4... So i've set the
block_type to 2 for read/write BRAMs. Anyway -- I've been using the
XHwIcap_DeviceReadFrameV4 & XHwIcap_DeviceWriteFrameV4 functions without
success. They do RETURN "XST_SUCCESS", but from what I'm seeing, it's
not correct. For example, if I write something to a location and then
read it, I always get 0's. I'm reading the attached BRAM and see some
starting packet stuff, and then zeros. Has anyone used the new 32-bit
hwicap w/ success for reading/writing BRAMS. If so, sample code perhaps
that I could test please? Oh, fyi - it seems to be able to read config
registers, and the BRAMs I'm reading/writing to are not being accessed
when the ICAP attempts read/write. I appreciate any help.

Kevin
Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
hwicap can be used in the virtex4 [email protected] FPGA 12 04-27-2006 02:26 PM
HWICAP with the Virtex II Pro. Anybody? Bueller? scotto FPGA 2 03-20-2006 02:30 AM
Anyone know hwicap? robin FPGA 0 10-27-2005 04:24 AM
HWICAP BRAM access (with EDK) Christoph Lauer FPGA 1 04-06-2005 10:55 AM
HWICAP Harish FPGA 2 12-18-2004 12:12 AM


All times are GMT +1. The time now is 12:06 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved